MC68EN360AI25VL Freescale, MC68EN360AI25VL Datasheet - Page 442

no-image

MC68EN360AI25VL

Manufacturer Part Number
MC68EN360AI25VL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC68EN360AI25VL

Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360AI25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
20 000
Serial Communication Controllers (SCCs)
RDCR—Receive DPLL Clock Rate
RENC—Receiver Decoding Method
TENC—Transmitter Encoding Method
DIAG—Diagnostic Mode
7-118
The RDCR bits determine the divider rate of the receive DPLL. If the DPLL is not used,
the 1 value should be chosen, except in asynchronous UART mode where 8 , 16 , or
32 must be chosen. The user should program RDCR to equal TDCR in most applica-
tions.
If the DPLL is used in the application, the selection of RDCR depends on the encoding.
NRZI usualy requires 1 ; whereas, FM0/FM1, Manchester, and Differential Manchester
allow 8 , 16 , or 32 . The 8 option allows highest speed; whereas, the 32 option pro-
vides the greatest resolution.
Select NRZ if the DPLL is not used. The user should program RENC to equal TENC in
most applications. Do not use this internal DPLL for Ethernet mode.
Select NRZ if the DPLL is not used. The user should program TENC to equal RENC in
most applications. Do not use this internal DPLL for Ethernet mode.
In normal operation mode, the SCC operates normally. The receive data enters the RXD
pin and the transmit data is shifted out through the TXD pin. The SCC uses the modem
signals (CD and CTS) to automatically enable and disable transmission and reception.
These timings are shown in 7.10.11 SCC Timing Control.
In local loopback mode, the transmitter output is internally connected to the receiver input,
while the receiver and the transmitter operate normally. The value on the RXD pin is ig-
00 = 1 clock mode (only NRZ or NRZI decodings are allowed.)
01 = 8 clock mode
10 = 16 clock mode (normally chosen for UART and AppleTalk)
11 = 32 clock mode
000 = NRZ (default setting if DPLL is not used)
001 = NRZI Mark (set RINV also for NRZI Space)
010 = FM0 (set RINV also for FM1)
011 = Reserved
100 = Manchester
101 = Reserved
110 = Differential Manchester (Differential Biphase-L)
111 = Reserved
000 = NRZ (default setting if DPLL is not used)
001 = NRZI Mark (set TINV also for NRZI Space)
010 = FM0 (set TINV also for FM1)
011 = Reserved
100 = Manchester
101 = Reserved
110 = Differential Manchester (Differential Biphase-L)
111 = Reserved
00 =Normal operation (CTS and CD signals under automatic control)
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com

Related parts for MC68EN360AI25VL