MC68EN360AI25VL Freescale, MC68EN360AI25VL Datasheet - Page 678

• Manufacturer Part Number: MC68EN360AI25VL
• Manufacturer: Freescale

Specifications of MC68EN360AI25VL

• Family Name: M68000
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 25MHz
• Instruction Set Architecture: RISC
• Operating Supply Voltage (max): 3.3V
• Operating Supply Voltage (min): 2.7V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 240
• Package Type: FQFP
• Lead Free Status / RoHS Status: Compliant

Parallel Interface Port (PIP)
RCCR—Received Control Character Register
7.13.8.19 CENTRONICS SILENCE PERIOD. The Centronics controller may be pro-
grammed to close the receive data buffer after a programmable silence period. The length
of the silence period is determined by the MAX_SL register value. The centronics controller
will decrement the MAX_SL value every 1024 system clocks. If it reaches zero before any
data received, the receive buffer will be closed automatically. Setting MAX_SL value to zero
disables this function.
7.13.8.20 CENTRONICS RECEIVER COMMAND SET.
7.13.8.20.1 INIT RX PARAMETERS Command. Initializes all the receive parameters in
the Centronics parameter RAM to their reset state. This command should only be issued
when the receiver is disabled.
7.13.8.20.2 CLOSE RX BD Command. The CLOSE RX BD command is used to force the
Centronics controller to close the current receive BD if it is currently being used and to use
the next BD in the list for any subsequent data that is received. If the Centronics controller
is not in the process of receiving data, no action is taken by this command.
7.13.8.21 RECEIVER ERRORS.
7.13.8.21.1 Buffer Descriptor Busy. This error occurs if a character was received from the
Centronics interface and the current BD that should be processed by the Centronics control-
ler is not empty (E bit in the BD = 0). The channel will resume reception after the s/w pre-
pares the BD.
7.13.8.22 CENTRONICS RECEIVE BUFFER DESCRIPTOR. The CP confirms transmis-
sion (or indicates error conditions) via the buffer descriptors to inform the processor that the
buffers have been serviced.
E—Empty
7-354
Upon a control character match for which the Reject bit is set, the Centronics will write the
control character into the RCCR and generate a maskable interrupt. The core must pro-
cess the interrupt and read the RCCR before a second control character arrives. Failure
to do so will result in the Centronics overwriting the first control character.
OFFSET + 0
OFFSET + 2
OFFSET + 4
OFFSET + 6
0 = The data buffer associated with this BD has been filled with received data, or data
1 = The data buffer associated with this BD is empty, or reception is currently in
reception has been aborted due to an error condition. The core is free to examine
or write to any fields of this Rx BD. The CP will not use this BD again while the emp-
ty bit remains zero.
progress. This Rx BD and its associated receive buffer are owned by the CP. Once
the E bit is set, the CPU32+ core should not write any fields of this Rx BD.
15
E
14
—
13
W
Freescale Semiconductor, Inc.
For More Information On This Product,
12
I
11
C
MC68360 USER’S MANUAL
Go to: www.freescale.com
10
—
CM
TX DATA BUFFER POINTER
9
DATA LENGTH
SL
8
—
7
—
6
—
5
—
4
—
3
—
2
—
1
—
0