UPD78F1506GF-GAT-AX Renesas Electronics America, UPD78F1506GF-GAT-AX Datasheet - Page 662

• Manufacturer Part Number: UPD78F1506GF-GAT-AX
• Description: MCU 16BIT 78K0R/LX3 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Lx3r

Specifications of UPD78F1506GF-GAT-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LCD, LVD, POR, PWM, WDT
• Number Of I /o: 78
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 12x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0R/Lx3
R01UH0004EJ0401 Rev.4.01
Jul 2, 2010
(communication status)
(communication status)
(2) Address ~ data ~ data
(8 or 9 clock wait)
(8 or 9 clock wait)
(wait cancellation)
(wait cancellation)
(transmit/receive)
(transmit/receive)
(ACK detection)
(ACK detection)
(ST detection)
(SP detection)
Master side
(ACK control)
(ACK control)
Slave side
(ST trigger)
(SP trigger)
SCL0 (bus)
SDA0 (bus)
(clock line)
Notes 1. To cancel master wait, write “FFH” to IICA or set the WREL bit.
Bus line
(data line)
(interrupt)
(interrupt)
INTIICA
INTIICA
WTIM
WTIM
MSTS
WREL
MSTS
WREL
ACKD
ACKE
ACKD
ACKE
TRC
SPD
TRC
IICA
STT
SPT
IICA
STD
2. Write data to IICA, not setting the WREL bit, in order to cancel a wait state during slave transmission.
(When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/3)
H
H
L
L
L
<3>
L
H
H
L
L
H
R
ACK
<6>
: Wait state by master device
: Wait state by slave device
: Wait state by master and slave devices
<5>
Figure 15-33. Example of Slave to Master Communication
<4>
Note 2
<7>
D
1
Note 1
7
D
1
6
D
1
5
D
1
4
D
1
3
D
1
2
CHAPTER 15 SERIAL INTERFACE IICA
D
1
1
<8>
D
1
0
<10>
<9>
ACK
Note 1
<12>
<11>
Note 2
D
2
7
662