UPD78F1506GF-GAT-AX Renesas Electronics America, UPD78F1506GF-GAT-AX Datasheet - Page 739

no-image

UPD78F1506GF-GAT-AX

Manufacturer Part Number
UPD78F1506GF-GAT-AX
Description
MCU 16BIT 78K0R/LX3 128-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Lx3r
Datasheet

Specifications of UPD78F1506GF-GAT-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LCD, LVD, POR, PWM, WDT
Number Of I /o
78
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x12b, D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
78K0R/Lx3
R01UH0004EJ0401 Rev.4.01
Jul 2, 2010
Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.
Remark
Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for
occurrence of the interrupt of DMA0 (INTDMA0), set DST0 to 0 and then DEN0 to 0 (for details, refer to 18.5.7
Forced termination by software).
Figure 18-11. Example of Setting for UART Consecutive Reception + ACK Transmission
This is an example where a software trigger is used as a DMA start source.
If ACK is not transmitted and if only data is consecutively received from UART, the UART reception end
interrupt (INTSR0) can be used to start DMA for data reception.
Setting for UART reception
DRA0 = FE00H
DBC0 = 0040H
User program
DMC0 = 00H
DSA0 = 12H
processing
DEN0 = 1
DST0 = 1
Start
DEN0 = 0
DST0 = 0
INTSR0 occurs.
RETI
End
INTDMA0
occurs.
Note
INTSR0 interrupt routine
DMA0 transfer
STG0 = 1
P10 = 1
P10 = 0
RETI
CHAPTER 18 DMA CONTROLLER
Hardware operation
739

Related parts for UPD78F1506GF-GAT-AX