MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 137

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Freescale Semiconductor
PS4
PS3
PS2
PS1
PS0
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
• The SPI0 MISO signal is mapped to this pin when used with the SPI function. Depending on the
• 20 TSSOP: The SCI0 RXD signal is mapped to this pin when used with the SCI function. If the SCI0
• 20 TSSOP: The PWM channel 2 signal is mapped to this pin when used with the PWM function. If the
• 32 LQFP: The PWM channel 4 signal is mapped to this pin when used with the PWM function. The
• 20 TSSOP: The ADC ETRIG2 signal is mapped to this pin if PWM channel 2 is routed here. The
• Signal priority:
• Except 20 TSSOP and 32 LQFP: The SCI1 TXD signal is mapped to this pin when used with the SCI
• Signal priority:
• Except 20 TSSOP and 32 LQFP: The SCI1 RXD signal is mapped to this pin when used with the SCI
• Signal priority:
• Except 20 TSSOP: The SCI0 TXD signal is mapped to this pin when used with the SCI function. If the
• Signal priority:
• Except 20 TSSOP: The SCI0 RXD signal is mapped to this pin when used with the SCI function. If the
• Signal priority:
configuration of the enabled SPI0 the I/O state is forced to be input or output.
RXD signal is enabled and routed here the I/O state will be forced to input.
PWM channel is enabled and routed here the I/O state is forced to output.
enabled PWM channel forces the I/O state to be an output.
enabled external trigger function has no effect on the I/O state. Refer to
Triggers
20 TSSOP: MISO0 > RXD0 > PWM2 > GPO
32 LQFP: MISO0 > PWM4 > GPO
Others: MISO0 > GPO
function. If the SCI1 TXD signal is enabled the I/O state will depend on the SCI1 configuration.
48/64/100 LQFP: TXD1 > GPO
function. If the SCI1 RXD signal is enabled the I/O state will be forced to be input.
20 TSSOP and 32 LQFP: GPO
Others: RXD1 > GPO
SCI0 TXD signal is enabled the I/O state will depend on the SCI0 configuration.
Except 20 TSSOP: TXD0 > GPO
SCI0 RXD signal is enabled the I/O state will be forced to be input.
20 TSSOP: GPO
Others: RXD0 > GPO
ETRIG3-0”.
Table 2-12. Port
MC9S12G Family Reference Manual, Rev.1.01
S
Pins PS7-0 (continued)
Port Integration Module (S12GPIMV0)
Section 2.6.4, “ADC External
137

Related parts for MC9S12G