MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 208

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Port Integration Module (S12GPIMV0)
2.5
2.5.1
Each pin except BKGD can act as general-purpose I/O. In addition most pins can act as an output or input
of a peripheral module.
2.5.2
A set of configuration registers is common to all ports with exception of the ADC port
registers can be written at any time, however a specific configuration might not become active.
Example: Selecting a pullup device. This device does not become active while the port is used as a
push-pull output.
208
PIF1AD
Field
7-0
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
PIM Ports - Functional Description
1
Port AD interrupt flag—
If the associated interrupt enable bit is set this flag asserts after a valid active edge was detected on the related pin
(see
polarity select register.
Writing a logic “1” to the corresponding bit field clears the flag.
1 Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set)
0 No active edge occurred
Port
Each cell represents one register with individual configuration bits
General
Registers
AD
M
C
D
A
B
E
T
S
P
J
Section 2.5.4.2, “Pin Interrupts and
(Portx,
Data
PTx)
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
(PTIx)
Table 2-91. PIF1AD Register Field Descriptions
Input
yes
yes
yes
yes
yes
yes
-
-
-
-
-
Table 2-92. Register availability per port
MC9S12G Family Reference Manual,
Direction
(DDRx)
Data
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
Wakeup”). This can be a rising or a falling edge based on the state of the
Enable
(PERx)
Pull
yes
yes
yes
yes
yes
yes
yes
Description
Polarity
(PPSx)
Select
yes
yes
yes
yes
yes
yes
-
-
-
-
-
Rev.1.01
Or Mode
(WOMx)
Wired-
yes
yes
-
-
-
-
-
-
-
-
-
1
Interrupt
Enable
(PIEx)
yes
yes
yes
-
-
-
-
-
-
-
-
Freescale Semiconductor
Interrupt
(Table
(PIFx)
Flag
yes
yes
yes
-
-
-
-
-
-
-
-
2-92). All

Related parts for MC9S12G