MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 650

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Timer Module (TIM16B8CV3)
20.3.2.16 Pulse Accumulator Flag Register (PAFLG)
1
Read: Anytime
Write: Anytime
When the TFFCA bit in the TSCR register is set, any access to the PACNT register will clear all the flags
in the PAFLG register. Timer module or Pulse Accumulator must stay enabled (TEN=1 or PAEN=1) while
clearing these bits.
20.3.2.17 Pulse Accumulators Count Registers (PACNT)
650
This register is available only when channel 7 exists and is reserved if that channel does not exist. Writes to a reserved register
have no functional effect. Reads from a reserved register return zeroes.
PAOVF
Reset
Reset
Field
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
PAIF
1
0
W
W
R
R
PACNT15
Pulse Accumulator Overflow Flag — Set when the 16-bit pulse accumulator overflows from 0xFFFF to 0x0000.
Clearing this bit requires writing a one to this bit in the PAFLG register while TEN bit of TSCR1 or PAEN bit of
PACTL register is set to one.
Pulse Accumulator Input edge Flag — Set when the selected edge is detected at the IOC7 input pin.In event
mode the event edge triggers PAIF and in gated time accumulation mode the trailing edge of the gate signal at
the IOC7 input pin triggers PAIF.
Clearing this bit requires writing a one to this bit in the PAFLG register while TEN bit of TSCR1 or PAEN bit of
PACTL register is set to one. Any access to the PACNT register will clear all the flags in this register when TFFCA
bit in register TSCR(0x0006) is set.
15
0
0
0
7
Figure 20-26. Pulse Accumulator Count Register High (PACNTH)
Unimplemented or Reserved
PACNT14
Figure 20-25. Pulse Accumulator Flag Register (PAFLG)
14
0
0
0
6
MC9S12G Family Reference Manual,
Table 20-21. PAFLG Field Descriptions
PACNT13
13
5
0
0
0
PACNT12
12
0
0
0
4
Description
PACNT11
11
0
0
0
3
Rev.1.01
PACNT10
10
2
0
0
0
PACNT9
Freescale Semiconductor
PAOVF
0
0
1
9
PACNT8
PAIF
0
0
0
0

Related parts for MC9S12G