MPC8544DS Freescale Semiconductor, MPC8544DS Datasheet - Page 57

• Manufacturer Part Number: MPC8544DS
• Description: BOARD DEVELOPMENT SYSTEM 8544
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8544DS

• Contents: Board
• Processor To Be Evaluated: MPC8544E
• Data Bus Width: 32 bit
• Interface Type: Ethernet, I2C
• Operating Supply Voltage: - 0.3 V to + 1.1 V
• Leaded Process Compatible: Yes
• Peak Reflow Compatible (260 C): Yes
• Rohs Compliant: Yes
• For Use With/related Products: MPC8544
• For Use With: PPC8544EVTANG - EVAL MPC8544 783FCPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure
Number
15-40
15-41
15-42
15-43
15-44
15-45
15-46
15-47
15-48
15-49
15-50
15-51
15-52
15-53
15-54
15-55
15-56
15-57
15-58
15-59
15-60
15-61
15-62
15-63
15-64
15-65
15-66
15-67
15-68
15-69
15-70
15-71
15-72
15-73
15-74
15-75
15-76
15-77
15-78
15-79
15-80
Freescale Semiconductor
Maximum Frame Length Register Definition..................................................................... 15-73
MII Management Configuration Register Definition ......................................................... 15-73
MIIMCOM Register Definition .......................................................................................... 15-74
MIIMADD Register Definition .......................................................................................... 15-75
MII Mgmt Control Register Definition............................................................................... 15-75
MIIMSTAT Register Definition .......................................................................................... 15-76
MII Mgmt Indicator Register Definition ............................................................................ 15-76
Interface Status Register Definition .................................................................................... 15-77
MAC Station Address Part 1 Register Definition ............................................................... 15-78
MAC Station Address Part 2 Register Definition ............................................................... 15-78
MAC Exact Match Address n Part 1 Register Definition ................................................... 15-79
MAC Exact Match Address x Part 2 Register Definition ................................................... 15-79
Transmit and Receive 64-Byte Frame Register Definition ................................................. 15-80
Transmit and Receive 65- to 127-Byte Frame Register Definition .................................... 15-81
Transmit and Received 128- to 255-Byte Frame Register Definition ................................ 15-81
Transmit and Received 256- to 511-Byte Frame Register Definition................................. 15-82
Transmit and Received 512- to 1023-Byte Frame Register Definition .............................. 15-82
Transmit and Received 1024- to 1518-Byte Frame Register Definition ............................ 15-83
Transmit and Received 1519- to 1522-Byte VLAN Frame Register Definition ................ 15-83
Receive Byte Counter Register Definition.......................................................................... 15-84
Receive Packet Counter Register Definition ...................................................................... 15-84
Receive FCS Error Counter Register Definition................................................................. 15-85
Receive Multicast Packet Counter Register Definition ...................................................... 15-85
Receive Broadcast Packet Counter Register Definition ..................................................... 15-86
Receive Control Frame Packet Counter Register Definition .............................................. 15-86
Receive Pause Frame Packet Counter Register Definition ................................................. 15-87
Receive Unknown OPCode Packet Counter Register Definition ....................................... 15-87
Receive Alignment Error Counter Register Definition....................................................... 15-88
Receive Frame Length Error Counter Register Definition ................................................. 15-88
Receive Code Error Counter Register Definition ............................................................... 15-89
Receive Carrier Sense Error Counter Register Definition .................................................. 15-89
Receive Undersize Packet Counter Register Definition ..................................................... 15-90
Receive Oversize Packet Counter Register Definition ....................................................... 15-90
Receive Fragments Counter Register Definition ................................................................ 15-91
Receive Jabber Counter Register Definition....................................................................... 15-91
Receive Dropped Packet Counter Register Definition ....................................................... 15-92
Transmit Byte Counter Register Definition ........................................................................ 15-92
Transmit Packet Counter Register Definition ..................................................................... 15-93
Transmit Multicast Packet Counter Register Definition ..................................................... 15-93
Transmit Broadcast Packet Counter Register Definition .................................................... 15-94
Transmit Pause Control Frame Counter Register Definition .............................................. 15-94
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Figures
Title
Number
Page
lvii