MPC8544DS Freescale Semiconductor, MPC8544DS Datasheet - Page 975

• Manufacturer Part Number: MPC8544DS
• Description: BOARD DEVELOPMENT SYSTEM 8544
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8544DS

• Contents: Board
• Processor To Be Evaluated: MPC8544E
• Data Bus Width: 32 bit
• Interface Type: Ethernet, I2C
• Operating Supply Voltage: - 0.3 V to + 1.1 V
• Leaded Process Compatible: Yes
• Peak Reflow Compatible (260 C): Yes
• Rohs Compliant: Yes
• For Use With/related Products: MPC8544
• For Use With: PPC8544EVTANG - EVAL MPC8544 783FCPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

16.4.1.8
If operating in stride mode, the stride size defines the amount of data to transfer before jumping to the next
quantity of data as specified by the stride distance. The stride distance is added to the current base address
to point to the next quantity of data to be transferred.
parameters. As shown, each time the stride distance is added to the base address, the resulting address
becomes the new base address. This sequence repeats until the amount of data transferred equals the
transfer size.
16.4.2
The DMA can be used to achieve data transfers across the entire memory map.
16.4.3
On a transfer error (uncorrectable ECC errors on memory accesses, parity errors on local bus or PCI,
address mapping errors, for example), the DMA halts by setting SRn[TE] and generates an interrupt if
MRn[EIE] is set. On a programming error, the DMA sets SRn[PE] and generates an interrupt if MRn[EIE]
is set. The DMA controller detects the following programming errors:
Freescale Semiconductor
MR n [CS] SR n [CB] SR n [TE] MR n [CC]
•
•
•
•
1
1
1
1
Base Address
Transfer started with a byte count of zero
Stride transfer started with a stride size of zero
Transfer started with a priority of three
Illegal type, defined by SATRn[SREADTTYPE] and DATRn[DWRITETTYPE], used for the
transfer.
DMA Transfer Interfaces
DMA Errors
0
0
1
1
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Illustration of Stride Size and Stride Distance
Stride Distance
Stride Size
1
1
0
0
Figure 16-24. Stride Size and Stride Distance
Table 16-21. Channel State Table (continued)
0
1
0
1
Error occurred during transfer
Channel remains in error halt state
Transfer in progress
Continue after reaching the end of list/link, or the first descriptor fetch after channel
continue
New Base Address
Figure 16-24
Channel State
illustrates the stride size and distance
New Base Address
DMA Controller
16-33