SAM9G45 Atmel Corporation, SAM9G45 Datasheet - Page 1088

• Manufacturer Part Number: SAM9G45
• Manufacturer: Atmel Corporation

Specifications of SAM9G45

• Flash (kbytes): 0 Kbytes
• Pin Count: 324
• Max. Operating Frequency: 400 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 160
• Ext Interrupts: 160
• Usb Transceiver: 3
• Usb Speed: Hi-Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 5
• Lin: 4
• Ssc: 2
• Ethernet: 1
• Sd / Emmc: 2
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 440
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 2
• Dram Memory: DDR2/LPDDR, SDRAM/LPSDR
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 0.9 to 1.1
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

45.6.2.9
1088
SAM9G45
Equation 1
There is a limitation in the minimum values of VHDLY, HPW and HBP parameters imposed by
the initial latency of the datapath. The total delay in LCDC clock cycles must be higher than or
equal to the latency column in
formula:
where:
The LCDVSYNC is asserted once per frame. This signal is asserted to cause the LCD's line
pointer to start over at the top of the display. The timing of this signal depends on the type of
LCD: STN or TFT LCD.
In STN mode, the high phase corresponds to the complete first line of the frame. In STN mode,
this signal is synchronized with the first active LCDDOTCK rising edge in a line.
In TFT mode, the high phase of this signal starts at the beginning of the first line. The following
timing parameters can be selected:
There are two other parameters to configure in this module, the HOZVAL and the LINEVAL
fields of the LCDFRMCFG:
• Vertical to Horizontal Delay (VHDLY): The delay between the falling edge of LCDVSYNC and
• Horizontal Pulse Width (HPW): The LCDHSYNC pulse width is configurable in HPW field of
• Horizontal Back Porch (HBP): The delay between the LCDHSYNC falling edge and the first
• Horizontal Front Porch (HFP): The delay between end of valid data and the generation of the
• VHDLY, HPW, HBP are the value of the fields of LCDTIM1 and LCDTIM2 registers
• PCLK_PERIOD is the period of LCDDOTCK signal measured in LCDC Clock cycles
• DPATH_LATENCY is the datapath latency of the configuration, given in
• Vertical Pulse Width (VPW): LCDVSYNC pulse width is configurable in VPW field of the
• Vertical Back Porch: Number of inactive lines at the beginning of the frame is configurable in
• Vertical Front Porch: Number of inactive lines at the end of the frame is configurable in VFP
• HOZVAL configures the number of active LCDDOTCK cycles in each line. The number of
the generation of LCDHSYNC is configurable in the VHDLY field of the LCDTIM1 register.
The delay is equal to (VHDLY+1) LCDDOTCK cycles.
LCDTIM2 register. The width is equal to (HPW + 1) LCDDOTCK cycles.
LCDDOTCK rising edge with valid data at the LCD Interface is configurable in the HBP field
of the LCDTIM2 register. The delay is equal to (HBP+1) LCDDOTCK cycles.
next LCDHSYNC is configurable in the HFP field of the LCDTIM2 register. The delay is equal
to (HFP+VHDLY+2) LCDDOTCK cycles.
1080
LCDTIM1 register. The pulse width is equal to (VPW+1) lines.
VBP field of LCDTIM1 register. The number of inactive lines is equal to VBP. This field should
be programmed with 0 in STN Mode.
field of LCDTIM2 register. The number of inactive lines is equal to VFP. This field should be
programmed with 0 in STN mode.
active cycles in each line is equal to (HOZVAL+1) cycles. The minimum value of this
parameter is 1.
VHDLY
+
HPW
Table 45-4 on page
+
HBP
+
3
PCLK_PERIOD
1080. This limitation is given by the following
DPATH_LATENCY
Table 45-4 on page
6438G–ATARM–19-Apr-11