SAM9G45 Atmel Corporation, SAM9G45 Datasheet - Page 692

• Manufacturer Part Number: SAM9G45
• Manufacturer: Atmel Corporation

Specifications of SAM9G45

• Flash (kbytes): 0 Kbytes
• Pin Count: 324
• Max. Operating Frequency: 400 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 160
• Ext Interrupts: 160
• Usb Transceiver: 3
• Usb Speed: Hi-Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 5
• Lin: 4
• Ssc: 2
• Ethernet: 1
• Sd / Emmc: 2
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 440
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 2
• Dram Memory: DDR2/LPDDR, SDRAM/LPSDR
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 0.9 to 1.1
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

35.4.10
35.4.11
35.4.12
692
SAM9G45
Type ID Checking
VLAN Support
Wake-on-LAN Support
The contents of the type_id register are compared against the length/type ID of received frames
(i.e., bytes 13 and 14). Bit 22 in the receive buffer descriptor status is set if there is a match. The
reset state of this register is zero which is unlikely to match the length/type ID of any valid Ether-
net frame.
Note:
An Ethernet encoded 802.1Q VLAN tag looks like this:
Table 35-4.
The VLAN tag is inserted at the 13
the VID (VLAN identifier) is null (0x000), this indicates a priority-tagged frame. The MAC can
support frame lengths up to 1536 bytes, 18 bytes more than the original Ethernet maximum
frame length of 1518 bytes. This is achieved by setting bit 8 in the network configuration register.
The following bits in the receive buffer descriptor status word give information about VLAN
tagged frames:
The receive block supports Wake-on-LAN by detecting the following events on incoming receive
frames:
If one of these events occurs Wake-on-LAN detection is indicated by asserting the wol output
pin for 64 rx_clk cycles. These events can be individually enabled through bits[19:16] of the
Wake-on-LAN register. Also, for Wake-on-LAN detection to occur, receive enable must be set in
the network control register, however a receive buffer does not have to be available. wol asser-
tion due to ARP request, specific address 1 or multicast filter events occurs even if the frame is
errored. For magic packet events, the frame must be correctly formed and error free.
A magic packet event is detected if all of the following are true:
• Bit 21 set if receive frame is VLAN tagged (i.e. type id of 0x8100)
• Bit 20 set if receive frame is priority tagged (i.e. type id of 0x8100 and null VID). (If bit 20 is
• Bit 19, 18 and 17 set to priority if bit 21 is set
• Bit 16 set to CFI if bit 21 is set
• Magic packet
• ARP request to the device IP address
• Specific address 1 filter match
• Multicast hash filter match
• magic packet events are enabled through bit 16 of the Wake-on-LAN register
• the frame’s destination address matches specific address 1
• the frame is correctly formed with no errors
• the frame contains at least 6 bytes of 0xFF for synchronization
TPID (Tag Protocol Identifier) 16 bits
set bit 21 is set also.)
A type ID match does not affect whether a frame is copied to memory.
802.1Q VLAN Tag
0x8100
th
byte of the frame, adding an extra four bytes to the frame. If
First 3 bits priority, then CFI bit, last 12 bits VID
TCI (Tag Control Information) 16 bits
6438G–ATARM–19-Apr-11