SAM9G45 Atmel Corporation, SAM9G45 Datasheet - Page 592

• Manufacturer Part Number: SAM9G45
• Manufacturer: Atmel Corporation

Specifications of SAM9G45

• Flash (kbytes): 0 Kbytes
• Pin Count: 324
• Max. Operating Frequency: 400 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 160
• Ext Interrupts: 160
• Usb Transceiver: 3
• Usb Speed: Hi-Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 5
• Lin: 4
• Ssc: 2
• Ethernet: 1
• Sd / Emmc: 2
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 440
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 2
• Dram Memory: DDR2/LPDDR, SDRAM/LPSDR
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 0.9 to 1.1
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

33.7.8.7
Figure 33-42. Synch Field
Figure 33-43. Slave Node Synchronization
592
Fractional Part (FP)
Clcok Divider (CD)
Synchro Counter
US_BRGR
US_BRGR
Baud Rate
LINIDRX
SAM9G45
Clock
RXD
Slave Node Synchronization
The synchronization is done only in Slave node configuration. The procedure is based on time
measurement between falling edges of the Synch Field. The falling edges are available in dis-
tances of 2, 4, 6 and 8 bit times.
The time measurement is made by a 19-bit counter clocked by the sampling clock (see
33.7.1).
When the start bit of the Synch Field is detected the counter is reset. Then during the next 8
Tbits of the Synch Field, the counter is incremented. At the end of these 8 Tbits, the counter is
stopped. At this moment, the 16 most significant bits of the counter (value divided by 8) gives the
new clock divider (CD) and the 3 least significant bits of this value (the remainder) gives the new
fractional part (FP).
When the Synch Field has been received, the clock divider (CD) and the fractional part (FP) are
updated in the Baud Rate Generator register (US_BRGR).
The accuracy of the synchronization depends on several parameters:
The following formula is used to compute the deviation of the slave bit rate relative to the master
bit rate after synchronization (F
• The nominal clock frequency (F
• The Baudrate
• The oversampling (Over=0 => 16X or Over=0 => 8X)
13 dominant bits (at 0)
Start
bit
Break Field
2 Tbit
Initial CD
Initial FP
2 Tbit
1 recessive bit
Delimiter
Break
(at 1)
8 Tbit
Synch Field
Reset
SLAVE
2 Tbit
Start
Bit
Nom
is the real slave node clock frequency).
1
) (the theoretical slave node clock frequency)
0
Synch Byte = 0x55
1
2 Tbit
0
1
0
1
0
000_0011_0001_0110_1101
Stop
Bit
Stop
0000_0110_0010_1101
101
bit
Start
Bit
ID0 ID1 ID2 ID3 ID4 ID5 ID6 ID7
6438G–ATARM–19-Apr-11
Stop
Bit
Section