tm1300 NXP Semiconductors, tm1300 Datasheet - Page 473

no-image

tm1300

Manufacturer Part Number
tm1300
Description
Tm-1300 Media Processor
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tm1300-1.2
Quantity:
380
Philips Semiconductors
Unsigned 16-bit load
pseudo-op for uld16d(0)
SYNTAX
FUNCTION
DESCRIPTION
argument. (Note: pseudo operations cannot be used in assembly source files.)
and writes the result in r dest . If the memory address contained in r src1 is not a multiple of 2, the result of
undefined but no exception will be raised. This load operation is performed as little-endian or big-endian depending on
the current setting of the bytesex bit in the PCSW.
defined only for 32-bit loads and stores.
modification of the destination register and the occurrence of side effects. If the LSB of r guard is 1, r dest is written and
the data cache status bits are updated if the addressed locations are cacheable. if the LSB of r guard is 0, r dest is not
changed and
EXAMPLES
r10 = 0xd00, [0xd00] = 0x22,
[0xd01] = 0x11
r30 = 0, r20 = 0xd04, [0xd04] = 0x84,
[0xd05] = 0x33
r40 = 1, r20 = 0xd04, [0xd04] = 0x84,
[0xd05] = 0x33
r50 = 0xd01
The
The
The result of an access by
The
[ IF r guard ] uld16 r src1
if r guard then {
}
if PCSW.bytesex = LITTLE_ENDIAN then
else
temp<7:0>
temp<15:8>
r dest
uld16
uld16
uld16
bs
bs
1
0
Initial Values
zero_ext16to32(temp<15:0>)
uld16
operation loads the 16-bit memory value from the address contained in r src1 , zero extends it to 32 bits,
operation is a pseudo operation transformed by the scheduler into an
operation optionally takes a guard, specified in r guard . If a guard is present, its LSB controls the
mem[r src1 + (1
mem[r src1 + (0
has no side effects whatever.
uld16
bs)]
bs)]
uld16 r10
IF r30 uld16 r20
IF r40 uld16 r20
uld16 r50
to the MMIO address aperture is undefined; access to the MMIO aperture is
r dest
Operation
r60
r90
PRODUCT SPECIFICATION
r70
r80
r60
no change, since guard is false
r80
r90 undefined (0xd01 is not a multiple of 2)
DSPCPU Operations for TM1300
uld16d ild16 ild16d uld16r
Function unit
Operation code
Number of operands
Modifier
Modifier range
Latency
Issue slots
0x00002211
0x00008433
ild16r uld16x ild16x
uld16d(0)
ATTRIBUTES
SEE ALSO
Result
with the same
uld16
uld16
dmem
197
4, 5
No
1
3
A-187
is

Related parts for tm1300