PNX1500E NXP Semiconductors, PNX1500E Datasheet - Page 189

• Manufacturer Part Number: PNX1500E
• Manufacturer: NXP Semiconductors

Specifications of PNX1500E

• Lead Free Status / Rohs Status: Not Compliant

NXP Semiconductors
Volume 1 of 1
Table 11: CLOCK MODULE REGISTERS
PNX15XX_PNX952X_SER_N_4
Product data sheet
Bit
6
5:3
2:1
0
Offset 0x04,7114
3
2:1
0
Offset 0x04,7118
31:6
5
4:3
31:4
Symbol
turn_off_ack
sel_clk_mbs_src
sel_clk_mbs
en_clk_mbs
Reserved
turn_off_ack
sel_clk_tstamp
en_clk_tstamp
Reserved
turn_off_ack
sel_lan_clk_src
CLK_TSTAMP_CTL
CLK_LAN_CTL
Acces
s
R
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R
R/W
…Continued
Value
0
111
00
1
-
0
00
1
-
0
00
Rev. 4.0 — 03 December 2007
Description
0 - Indicates if the enabled clock is running
1 - Indicates that the clock is being blocked during a frequency
change to avoid glitches
000: clk_mbs_src = clk_144
001: clk_mbs_src = clk_123
010: clk_mbs_src = clk_108
011: clk_mbs_src = clk_96
100: clk_mbs_src = clk_86
101: clk_mbs_src = clk_78
110: clk_mbs_src = clk_72
111: clk_mbs_src = clk_66
00: clk_mbs = 27 MHz xtal_clk
01: clk_mbs = clk_mbs_src
10: clk_mbs = 27 MHz xtal_clk
11: clk_mbs = AI_SD[3]
1: enable clk_mbs
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
0 - Indicates if the enabled clock is running
1 - Indicates that the clock is being blocked during a frequency
change to avoid glitches
00: clk_tstamp = 27 MHz xtal_clk
01: clk_tstamp = Source clock (clk_108)
10: clk_tstamp = Second Clock (clk_13_5)
11: clk_tstamp = AO_WS
1: enable clk_tstamp
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
0 - Indicates if the enabled clock is running
1 - Indicates that the clock is being blocked during a frequency
change to avoid glitches
00: clk_lan_src = UNDEF
01: clk_lan_src = PLL1
10: clk_lan_src = DDS4
11: clk_lan_src = DDS7
PNX15xx/952x Series
Chapter 5: The Clock Module
© NXP B.V. 2007. All rights reserved.
5-189