mc9s12xd256 Freescale Semiconductor, Inc, mc9s12xd256 Datasheet - Page 180

no-image

mc9s12xd256

Manufacturer Part Number
mc9s12xd256
Description
Hcs12x Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12xd256CAA
Manufacturer:
FREESCALE
Quantity:
3 564
Part Number:
mc9s12xd256CAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xd256CAA
Manufacturer:
FREESCALE
Quantity:
3 564
Part Number:
mc9s12xd256CAG
Manufacturer:
FREESCALE
Quantity:
1 540
Part Number:
mc9s12xd256CAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 5 Analog-to-Digital Converter (S12ATD10B8CV3)
5.4
The ATD is structured in an analog and a digital sub-block.
5.4.1
The analog sub-block contains all analog electronics required to perform a single conversion. Separate
power supplies V
5.4.1.1
The sample and hold (S/H) machine accepts analog signals from the external surroundings and stores them
as capacitor charge on a storage node.
The sample process uses a two stage approach. During the first stage, the sample amplifier is used to
quickly charge the storage node.The second stage connects the input directly to the storage node to
complete the sample for high accuracy.
When not sampling, the sample and hold machine disables its own clocks. The analog electronics still draw
their quiescent current. The power down (ADPU) bit must be set to disable both the digital clocks and the
analog power consumption.
The input analog signals are unipolar and must fall within the potential range of V
5.4.1.2
The analog input multiplexer connects one of the 8 external analog input channels to the sample and hold
machine.
5.4.1.3
The sample amplifier is used to buffer the input analog signal so that the storage node can be quickly
charged to the sample potential.
5.4.1.4
The A/D Machine performs analog to digital conversions. The resolution is program selectable at either 8
or 10 bits. The A/D machine uses a successive approximation architecture. It functions by comparing the
stored analog sample potential with a series of digitally generated analog potentials. By following a binary
search algorithm, the A/D machine locates the approximating potential that is nearest to the sampled
potential.
When not converting the A/D machine disables its own clocks. The analog electronics still draws quiescent
current. The power down (ADPU) bit must be set to disable both the digital clocks and the analog power
consumption.
Only analog input signals within the potential range of V
in a non-railed digital output codes.
180
Functional Description
Analog Sub-Block
Sample and Hold Machine
Analog Input Multiplexer
Sample Buffer Amplifier
Analog-to-Digital (A/D) Machine
DDA
and V
SSA
allow to isolate noise of other MCU circuitry from the analog sub-block.
MC9S12XDP512 Data Sheet, Rev. 2.17
RL
to V
RH
(A/D reference potentials) will result
SSA
Freescale Semiconductor
to V
DDA
.

Related parts for mc9s12xd256