mc9s12xd256 Freescale Semiconductor, Inc, mc9s12xd256 Datasheet - Page 902

• Manufacturer Part Number: mc9s12xd256
• Description: Hcs12x Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Chapter 23 DQ256 Port Integration Module (S12XDQ256PIMV2)
A standard port pin has the following minimum features:
Optional features:
23.0.2
Figure 23-1
902
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Control registers to enable/disable pull-device and select pull-ups/pull-downs on Ports T, S, M, P,
H, and J on per-pin basis
Control registers to enable/disable pull-up devices on Ports AD0, and AD1 on per-pin basis
Single control register to enable/disable pull-ups on Ports A, B, C, D, E, and K on per-port basis
and on BKGD pin
Control registers to enable/disable reduced output drive on Ports T, S, M, P, H, J, AD0, and AD1
on per-pin basis
Single control register to enable/disable reduced output drive on Ports A, B, C, D, E, and K on per-
port basis
Control registers to enable/disable open-drain (wired-OR) mode on Ports S and M
Control registers to enable/disable pin interrupts on Ports P, H, and J
Interrupt flag register for pin interrupts on Ports P, H, and J
Control register to configure IRQ pin operation
Free-running clock outputs
Input/output selection
5V output drive with two selectable drive strengths
5V digital and analog input
Input with selectable pull-up or pull-down device
Open drain for wired-OR connections
Interrupt inputs with glitch filtering
Reduced input threshold to support low voltage applications
Signals shown in Bold are not available in 80-pin packages.
Signals shown in Bold-Italics are neither available in 112-pin nor in 80-pin packages.
Shaded labels denote alternative module routing ports.
Block Diagram
is a block diagram of the PIM.
MC9S12XDP512 Data Sheet, Rev. 2.17
Freescale Semiconductor