mc9s12xd256 Freescale Semiconductor, Inc, mc9s12xd256 Datasheet - Page 663

• Manufacturer Part Number: mc9s12xd256
• Description: Hcs12x Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

18.3.2.5
Read: Anytime. In emulation modes read operations will return the data from the external bus. In all other
modes the data are read from this register.Write: Refer to each bit description. In emulation modes write
operations will also be directed to the external bus.
EROMON and ROMON control the visibility of the Flash in the memory map for CPU or BDM (not for
XGATE). Both local and global memory maps are affected.
Freescale Semiconductor
Address: 0x0013 PRR
EROMON
ROMHM
ROMON
Reset
Field
2
1
0
W
R
Enables emulated Flash or ROM memory in the memory map
Write: Never
This bit is used in some modes to define the placement of the Emulated Flash or ROM (Refer to
0 Disables the emulated Flash or ROM in the memory map.
1 Enables the emulated Flash or ROM in the memory map.
FLASH or ROM only in higher Half of Memory Map
Write: Once in normal and emulation modes and anytime in special modes
0 The fixed page of Flash or ROM can be accessed in the lower half of the memory map. Accesses to
1 Disables access to the Flash or ROM in the lower half of the memory map.These physical locations of the
Enable FLASH or ROM in the memory map
Write: Once in normal and emulation modes and anytime in special modes.
This bit is used in some modes to define the placement of the ROM (Refer to
0 Disables the Flash or ROM from the memory map.
1 Enables the Flash or ROM in the memory map.
MMC Control Register (MMCCTL1)
0
0
7
XGATE write access to this register during an CPU access which makes use
of this register could lead to unexpected results.
0x4000–0x7FFF will be mapped to 0x7F_4000-0x7F_7FFF in the global memory space.
Flash or ROM can still be accessed through the program page window. Accesses to 0x4000–0x7FFF will be
mapped to 0x14_4000-0x14_7FFF in the global memory space (external access).
= Unimplemented or Reserved
0
0
6
Figure 18-10. MMC Control Register (MMCCTL1)
Table 18-10. MMCCTL1 Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.17
0
0
5
;automatically select direct mode.
CAUTION
0
0
4
Description
0
0
3
Chapter 18 Memory Mapping Control (S12XMMCV3)
EROMCTL
EROMON
2
Table
18-11)
ROMHM
0
1
Table
ROMCTL
ROMON
18-11)
0
663