mc9s12xd256 Freescale Semiconductor, Inc, mc9s12xd256 Datasheet - Page 725

no-image

mc9s12xd256

Manufacturer Part Number
mc9s12xd256
Description
Hcs12x Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12xd256CAA
Manufacturer:
FREESCALE
Quantity:
3 564
Part Number:
mc9s12xd256CAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xd256CAA
Manufacturer:
FREESCALE
Quantity:
3 564
Part Number:
mc9s12xd256CAG
Manufacturer:
FREESCALE
Quantity:
1 540
Part Number:
mc9s12xd256CAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
19.4.5.3.1
The format of the control information byte for both CPU and XGATE modules is dependent upon the
active trace mode and tracing source as described below. In normal mode or loop1 mode, tracing of
XGATE activity XINF is used to store control information. In normal mode or loop1 mode, tracing of CPU
activity CINF is used to store control information. In detail mode, CXINF contains the control information.
Freescale Semiconductor
Field
Field
XSD
CSD
XDV
CDV
7
4
7
4
Bit 7
Bit 7
CSD
XSD
Source Destination Indicator — This bit indicates if the corresponding stored address is a source or
destination address. This is only used in normal and loop1 mode tracing.
0 Source Address
1 Destination Address
Data Invalid Indicator — This bit indicates if the trace buffer entry is invalid. It is only used when tracing from
both sources in normal and loop1 mode, to indicate that the XGATE trace buffer entry is valid.
0 Trace buffer entry is invalid
1 Trace buffer entry is valid
Source Destination Indicator — This bit indicates if the corresponding stored address is a source or
destination address. This is only used in normal and loop1 mode tracing.
0 Source Address
1 Destination Address
Data Invalid Indicator — This bit indicates if the trace buffer entry is invalid. It is only used when tracing from
both sources in normal and loop1 mode, to indicate that the CPU trace buffer entry is valid.
0 Trace buffer entry is invalid
1 Trace buffer entry is valid
Information Byte Organization
Bit 6
Bit 6
0
0
Figure 19-24. XGATE Information Byte XINF
Figure 19-25. CPU Information Byte CINF
Bit 5
Bit 5
Table 19-40. XINF Field Descriptions
Table 19-41. CINF Field Descriptions
0
0
MC9S12XDP512 Data Sheet, Rev. 2.17
Bit 4
Bit 4
XDV
CDV
Description
Description
Bit 3
Bit 3
0
0
Bit 2
Bit 2
0
0
Bit 1
Bit 1
Chapter 19 Debug (S12XDBGV2)
0
0
Bit 0
Bit 0
0
0
725

Related parts for mc9s12xd256