mc9s12xd256 Freescale Semiconductor, Inc, mc9s12xd256 Datasheet - Page 587

no-image

mc9s12xd256

Manufacturer Part Number
mc9s12xd256
Description
Hcs12x Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12xd256CAA
Manufacturer:
FREESCALE
Quantity:
3 564
Part Number:
mc9s12xd256CAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xd256CAA
Manufacturer:
FREESCALE
Quantity:
3 564
Part Number:
mc9s12xd256CAG
Manufacturer:
FREESCALE
Quantity:
1 540
Part Number:
mc9s12xd256CAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
compared to the serial communication rate. This protocol allows a great flexibility for the POD designers,
since it does not rely on any accurate time measurement or short response time to any event in the serial
communication.
Figure 15-12
instruction is used as an example. First, the 8-bit instruction opcode is sent by the host, followed by the
address of the memory location to be read. The target BDM decodes the instruction. A bus cycle is grabbed
(free or stolen) by the BDM and it executes the READ_BYTE operation. Having retrieved the data, the
BDM issues an ACK pulse to the host controller, indicating that the addressed byte is ready to be retrieved.
After detecting the ACK pulse, the host initiates the byte retrieval process. Note that data is sent in the form
of a word and the host needs to determine which is the appropriate byte based on whether the address was
odd or even.
Freescale Semiconductor
BKGD Pin
(Target MCU)
ACK Pulse
BDM Clock
BKGD Pin
Transmits
Last Command Bit
16th Tick of the
Target
shows the ACK handshake protocol in a command level timing diagram. The READ_BYTE
READ_BYTE
If the ACK pulse was issued by the target, the host assumes the previous
command was executed. If the CPU enters wait or stop prior to executing a
hardware command, the ACK pulse will not be issued meaning that the
BDM command was not executed. After entering wait or stop mode, the
BDM command is no longer pending.
Host
Figure 15-12. Handshake Protocol at Command Level
High-Impedance
Byte Address
32 Cycles
Target
Figure 15-11. Target Acknowledge Pulse (ACK)
BDM Decodes
the Command
MC9S12XDP512 Data Sheet, Rev. 2.17
Minimum Delay
From the BDM Command
NOTE
16 Cycles
READ_BYTE Command
BDM Executes the
Chapter 15 Background Debug Module (S12XBDMV2)
Speedup Pulse
Target
BDM Issues the
ACK Pulse (out of scale)
(2) Bytes are
Retrieved
Host
Next Bit
Earliest
Start of
High-Impedance
Host
Command
New BDM
Target
587

Related parts for mc9s12xd256