mc9s12xd256 Freescale Semiconductor, Inc, mc9s12xd256 Datasheet - Page 590

• Manufacturer Part Number: mc9s12xd256
• Description: Hcs12x Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Chapter 15 Background Debug Module (S12XBDMV2)
Figure 15-14
occur if a POD device is connected to the target BKGD pin and the target is already in debug active mode.
Consider that the target CPU is executing a pending BDM command at the exact moment the POD is being
connected to the BKGD pin. In this case, an ACK pulse is issued along with the SYNC command. In this
case, there is an electrical conflict between the ACK speedup pulse and the SYNC pulse. Since this is not
a probable situation, the protocol does not prevent this conflict from happening.
The hardware handshake protocol is enabled by the ACK_ENABLE and disabled by the ACK_DISABLE
BDM commands. This provides backwards compatibility with the existing POD devices which are not
able to execute the hardware handshake protocol. It also allows for new POD devices, that support the
hardware handshake protocol, to freely communicate with the target device. If desired, without the need
for waiting for the ACK pulse.
The commands are described as follows:
The default state of the BDM after reset is hardware handshake protocol disabled.
All the read commands will ACK (if enabled) when the data bus cycle has completed and the data is then
ready for reading out by the BKGD serial pin. All the write commands will ACK (if enabled) after the data
has been received by the BDM through the BKGD serial pin and when the data bus cycle is complete. See
Section 15.4.3, “BDM Hardware Commands”
for more information on the BDM commands.
590
(Target MCU)
Drives SYNC
To BKGD Pin
•
•
Target MCU
BDM Clock
BKGD Pin
BKGD Pin
Drives to
ACK_ENABLE — enables the hardware handshake protocol. The target will issue the ACK pulse
when a CPU command is executed by the CPU. The ACK_ENABLE command itself also has the
ACK pulse as a response.
ACK_DISABLE — disables the ACK pulse protocol. In this case, the host needs to use the worst
case delay time at the appropriate places in the protocol.
Host
shows a conflict between the ACK pulse and the SYNC request pulse. This conflict could
This information is being provided so that the MCU integrator will be aware
that such a conflict could eventually occur.
Figure 15-14. ACK Pulse and SYNC Request Conflict
Host SYNC Request Pulse
ACK Pulse
MC9S12XDP512 Data Sheet, Rev. 2.17
16 Cycles
Host and
Target Drive
to BKGD Pin
At Least 128 Cycles
and
NOTE
Section 15.4.4, “Standard BDM Firmware Commands”
Electrical Conflict
High-Impedance
Freescale Semiconductor
Speedup Pulse