UPD70F3738GF-GAS-AX Renesas Electronics America, UPD70F3738GF-GAS-AX Datasheet - Page 335

• Manufacturer Part Number: UPD70F3738GF-GAS-AX
• Description: MCU 32BIT V850ES/JX3-L 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3738GF-GAS-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

(2) TMQ0 control register 1 (TQ0CTL1)
The TQ0CTL1 register is an 8-bit register that controls the operation of TMQ0.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
TQ0CTL1
After reset: 00H
Cautions 1. The TQ0EST bit is valid only in the external trigger pulse output
TQ0EST
TQ0EEE
TQ0MD2
0
1
0
1
0
0
0
0
0
1
1
1
1
7
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
Disable operation with external event count input.
(Perform counting using the internal count clock selected by the
TQ0CLT0.TQ0CK0 to TQ0CK2 bits.)
Generate a valid signal for external trigger input.
• In one-shot pulse output mode: A one-shot pulse is output with writing
• In external trigger pulse output mode: A PWM waveform is output with
Enable operation with external event count input.
(Perform counting at the valid edge of the external event count input
signal.)
TQ0EST TQ0EEE
TQ0MD1
R/W
2. External event count input is selected in the external event count
3. Set the TQ0EEE and TQ0MD2 to TQ0MD0 bits after stopping the
4. Be sure to clear bits 3, 4, and 7 to “0”.
<6>
0
0
1
1
0
0
1
1
mode or one-shot pulse output mode. In any other mode, writing 1
to this bit is ignored.
mode regardless of the value of the TQ0EEE bit.
timer (by setting the TQ0CTL0.TQ0CE bit to 0). (However, if the same
value is being written, this can be done while the TQ0CE bit is 1.)
The operation is not guaranteed if the TQ0EEE and TQ0MD2 to
TQ0MD0 bits are rewritten while the TQ0CE bit is 1. If the TQ0EEE
and TQ0MD2 to TQ0MD0 bits were mistakenly rewritten while the
TQ0CE bit was 1, clear the TQ0CE bit to 0 and then write the bits
again.
Address:
User’s Manual U18953EJ5V0UD
TQ0MD0
<5>
0
1
0
1
0
1
0
1
FFFFF541H
Interval timer mode
External event count mode
External trigger pulse output mode
One-shot pulse output mode
PWM output mode
Free-running timer mode
Pulse width measurement mode
Setting prohibited
4
0
Software trigger control
Count clock selection
1 to the TQ0EST bit as the trigger.
3
0
−
Timer mode selection
writing 1 to the TQ0EST bit as
the trigger.
TQ0MD2 TQ0MD1 TQ0MD0
2
1
0
333