IPR-PCIE/8 Altera, IPR-PCIE/8 Datasheet - Page 202

IP CORE Renewal Of IP-PCIE/8

IPR-PCIE/8

Manufacturer Part Number
IPR-PCIE/8
Description
IP CORE Renewal Of IP-PCIE/8
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IPR-PCIE/8

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x8 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
BFM Procedures and Functions
5–52
PCI Express Compiler User Guide
EBFM_MSG_DEBUG
EBFM_MSG_INFO
EBFM_MSG_WARNING
EBFM_MSG_ERROR_INFO
EBFM_MSG_ERROR_CONTINUE
EBFM_MSG_ERROR_FATAL
Table 5–35. Log Messages Using VHDL Constants - Subtype NATURAL (Part 1 of 2)
Constant (Message Type)
PCI Express Compiler Version 6.1
Specifies Debug
Messages.
Specifies informational
messages, such as
configuration register
values, starting and
ending of tests, etc.
Specifies warning
messages, such as
tests being skipped due
to the specific
configuration, etc.
Specifies additional
information for an error.
Use this message to
display preliminary
information before an
error message that
stops simulation.
Specifies a recoverable
error that allows
simulation to continue.
The error can be
something like a data
mis-compare.
Specifies an error that
stops simulation
because the error left
the testbench in a state
where further
simulation is not
possible.
Description
Number
0
1
2
3
4
N/A
Mask
Bit
N
Y
Y
Y
Y
Y
Cannot
suppress
Display
Default
by
N
N
N
N
N
Y
Cannot
suppress
Simulation
Stops by
Default
Altera Corporation
December 2006
DEBUG:
INFO:
WARNIN
G:
ERROR:
ERROR:
FATAL:
Message
Prefix

Related parts for IPR-PCIE/8