IPR-PCIE/8 Altera, IPR-PCIE/8 Datasheet - Page 47

• Manufacturer Part Number: IPR-PCIE/8
• Description: IP CORE Renewal Of IP-PCIE/8
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-PCIE/8

• Software Application: IP CORE, Interface And Protocols, PCI
• Supported Families: Arria GX, Cyclone II, HardCopy II, Stratix II
• Core Architecture: FPGA
• Core Sub-architecture: Arria, Cyclone, Stratix
• Rohs Compliant: NA
• Function: PCI Express Compiler, x8 Link Width
• License: Renewal License
• Lead Free Status / RoHS Status: na
• Lead Free Status / RoHS Status: na

Specifications
Altera Corporation
December 2006
■
■
■
■
■
Transaction Layer Packet Generator—This block generates transmit
packets according to the descriptor and data received from the
transaction layer, generating a sequence number and a 32-bit CRC.
The packets are also sent to the retry buffer for internal storage. In
retry mode, the transaction layer packet generator receives the
packets from the retry buffer and generates the CRC for the transmit
packet.
Retry Buffer—The retry buffer stores transaction layer packets and
retransmits all unacknowledged packets in the case of NAK DLLP
reception. For ACK DLLP reception, the retry buffer discards all
acknowledged packets.
ACK/NACK Packets—The ACK/NACK block handles ACK/NACK
data link layer packets and generates the sequence number of
transmitted packets.
Transaction Layer Packet Checker—This block checks the integrity of
the received transaction layer packet and generates a request for
transmission of an ACK/NACK data link layer packet.
Tx Arbitration—This block arbitrates transactions, basing priority on
the following order:
a.
b.
c.
d.
e.
f.
g.
h.
PCI Express Compiler Version 6.1
Initialize FC data link layer packet
ACK/NAK data link layer packet (high priority)
Update FC data link layer packet (high priority)
PM data link layer packet
Retry buffer transaction layer packet
Transaction layer packet
Update FC data link layer packet (low priority)
ACK/NAK FC data link layer packet (low priority)
PCI Express Compiler User Guide
3–9