IPR-PCIE/8 Altera, IPR-PCIE/8 Datasheet - Page 7

• Manufacturer Part Number: IPR-PCIE/8
• Description: IP CORE Renewal Of IP-PCIE/8
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-PCIE/8

• Software Application: IP CORE, Interface And Protocols, PCI
• Supported Families: Arria GX, Cyclone II, HardCopy II, Stratix II
• Core Architecture: FPGA
• Core Sub-architecture: Arria, Cyclone, Stratix
• Rohs Compliant: NA
• Function: PCI Express Compiler, x8 Link Width
• License: Renewal License
• Lead Free Status / RoHS Status: na
• Lead Free Status / RoHS Status: na

Revision History
Altera Corporation
December 2006
Chapter
1
2
3
December 2006
December 2006
October 2005
October 2005
October 2005
June 2005
June 2005
June 2005
April 2006
December
April 2006
April 2006
Date
The table below displays the revision history for the chapters in this User
Guide.
Version
2.0.0
2.0.0
2.0.0
2.1.0
1.0.0
2.1.0
1.0.0
2.1.0
1.0.0
6.1
6.1
6.1
PCI Express Compiler Version 6.1
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
Added support for the Stratix
Updated version and performance information
Rearranged content
Updated performance information
Added x8 support
Added device support for Stratix II GX and Cyclone
Updated performance information
First release
Updated screen shots and version numbers
Modified text to accommodate new MegaWizard
Updated installation diagram
Updated walkthrough to accommodate new MegaWizard
interface
Updated screen shots and version numbers
Added steps for sourcing Tcl constraint file during compilation to
the walkthrough in the section
page 2–15
Moved installation information to release notes
Updated screen shots and version numbers
First release
Updated screen shots and parameters for new MegaWizard
interface
Corrected timing diagrams
Added section
Updated screen shots and version numbers
Updated System Settings, Capabilities, Buffer Setup, and Power
Management Pages and their parameters
Added three waveform diagrams:
Transfer for a single write
Transaction layer not ready to accept packet
Transfer with wait state inserted for a single DWORD
Updated screen shots and version numbers
First release
About This User Guide
“Analyzing Throughput” on page 3–11
Changes Made
PCI Express Compiler User Guide
®
III device family
“Compile the Design” on
About This User Guide
®
interface
®
II
vii