peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 166

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Note: Read access to unused register addresses: value should be ignored.
Specific T1/J1 Initialization
The following is a suggestion for a basic initialization to meet most of the T1/J1
requirements. Depending on different applications and requirements any other
initialization can be used.
Table 47
Register
FMR0.XC0/1
FMR0.RC0/1
LIM1.DRS
CCB1-3
PCD = 0x0A
PCR = 0x15
LIM1.RIL2-
0 = 0x03
GCR.SCI = 1
LIM2.LOS2/1 = 01
Table 48
Register
FMR4.SSC1/0
FMR4.FM1/0
FMR2.AXRA = 1
Data Sheet
Write access to unused register addresses: should be avoided, or set to ‘00’hex.
All control registers (except XFIFO, XS1-12, CMDR, DEC) are of type: Read/Write
Line Interface Initialization (T1/J1)
Framer Initialization (T1/J1)
Function
The FALC
as well as the digital line interface. For the analog line interface the
codes AMI (with bit 7stuffing) and B8ZS are supported. For the
digital line interface modes (dual or single rail) the FALC
supports AMI (with bit 7 stuffing) and B8ZS.
LOS detection after 176 consecutive “zeros” (fulfills G.775 spec,
Bellcore/AT&T)
LOS recovery after 22 “ones” in the PCD interval. (fulfills G.775,
Bellcore/AT&T)
LOS threshold (fulfills G.775, see DC characteristics).
Additional Recovery Interrupts. Help to meet alarm activation and
deactivation conditions in time.
Automatic pulse density check on 15 consecutive zeros for LOS
recovery condition (Bellcore requirement)
Selection of framing sync conditions
Select framing format
The transmission of RAI via the line interface is done automatically
by the FALC
(FRS0.LFA = 1). If framing has been reinstalled RAI is
automatically reset
®
-LH supports requirements for the analog line interface
®
-LH in case of Loss of Frame Alignment
T1
166
Function
Operational Description T1/J1
J1
FALC-LH V1.3
PEB 2255
®
-LH
2000-07

Related parts for peb2255