peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 292

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
SCL1...0…
EQON…
ELOS…
LL…
MAS…
Data Sheet
Select Clock Output
00… Output frequency on pin CLKX is 2048 kHz active high.
01… Output frequency on pin CLKX is 2048 kHz active low.
10… Output frequency on pin CLKX is 4096 kHz active high.
11… Output frequency on pin CLKX is 4096 kHz active low.
Receive Equalizer On
0…
1…
0…
1…
Local Loop
0
1
Master Mode
0
Enable Loss of Signal
1
-10 dB Receiver: short haul mode
-36 dB Receiver: long haul mode
Normal operation, the extracted receive clock is output on pin
RCLK
During of loss of signal (FRS0.LOS = 1) output RCLK is set
high.
Normal operation
Local loop active. The local loopback mode disconnects the
receive lines RL1/RL2 (RDIP/RDIN, respectively) from the
receiver. Data provided by system interface is routed back to
the system interface. The transmitted data is not affected.
Receiver and transmitter coding must be identical. Operates in
analog and digital line interface mode. In analog line interface
mode data is looped through the complete analog receiver.
Slave mode
Master mode on. If this bit is set and the SYNC pin is connected
to
internal DCO’s of the jitter attenuator are centered and the
system clocks which are output via CLK8M/CLKX are stable
(divided from the DCO frequencies). If a clock (1.544 MHz or
2.048 MHz) is detected at the SYNC pin the FALC-LH
synchronizes automatically to this clock. The production
tolerance is approximately
C
Load
V
SS
= 15 pF.
the FALC-LH works as a master for the system. The
292
30 ppm of the crystal frequency if
FALC-LH V1.3
T1/J1 Registers
PEB 2255
2000-07

Related parts for peb2255