peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 250

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
RFS…
T8MS…
RMB…
CASC…
CRC4…
SA6SC…
Data Sheet
This is an early receiver interrupt activated after the start of a valid
frame has been detected, i.e. after an address match (in operation
modes providing address recognition), or after the opening flag
(transparent mode 0) is detected, delayed by two bytes. After an RFS
interrupt, the contents of
is valid and can be read by the CPU.
Receive Time Out 8 msec
Only active if multiframing is enabled.
The
FRS0.LFA = 0 and is searching for the multiframing. This interrupt is
set to indicate that no multiframing could be found within a time
window of 8 msec. In multiframe synchronous state this interrupt is
not generated. Refer also to Floating multiframe alignment window.
This bit is set with the beginning of a received CRC multiframe related
to the internal receive line timing.
In CRC multiframe format FMR2.RFS1 = 1 or in doubleframe format
FMR2.RFS1...0 = 01 this interrupt occurs every 2 msec. If
FMR2.RFS1...0 = 00 this interrupt is generated every doubleframe
(512 bits).
This bit is set with the updating of a received CAS multiframe
information in the registers RS1...16. If the last received CAS
information is different to the previous received one, this interrupt is
generated after update has been completed. This interrupt occurs
only in TS0 and TS16 synchronous state. The registers RS1...16
should be read within the next 2 ms otherwise the contents may be
lost.
Receive CRC4 Error
With every change of state of the received SA6-bit combinations this
interrupt is set.
Receive Frame Start
Receive Multiframe Begin
Received CAS Information Changed
0...
1...
Receive SA6-Bit Status Changed
• RSIS-bits 3...1
No CRC4 error occurs.
The CRC4 check of a received submultiframe failed.
framer
has
found
250
the
doubleframing
FALC-LH V1.3
(basic
E1 Registers
PEB 2255
framing)
2000-07

Related parts for peb2255