peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 255

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
LMFA16…
AIS16…
RA16…
API…
RSN…
RSP…
Data Sheet
Loss of Multiframe Alignment TS 16
Multiframe alignment of timeslot 16 has been lost if two consecutive
multiframe pattern are not detected or if in 16 consecutive timeslot 16
all bits are reset.
If register IPC.SCI is high this interrupt status bit is set with every
change of state of FRS1.TS16LFA.
Alarm Indication Signal TS 16 Status Change
The alarm indication signal AIS in timeslot 16 for the 64 kbit/s channel
associated signaling is detected or cleared. A change in bit
FRS1.TS16AIS sets this interrupt (This bit is set if the incoming TS 16
signal contains less than 4 zeros in each of two consecutive TS16-
multiframe periods.).
Remote Alarm TS 16 Status Change
A change in the remote alarm bit in CAS multiframe alignment word
is detected.
This bit is set if the auxiliary pattern is detected in the received bit
stream and bit FRS0.AUXP is set.
If register IPC.SCI is high this interrupt status bit is set with every
change of state of FRS0.AUXP.
The frequency of the receive route clock is greater than the frequency
of the receive system interface working clock based on 2.048 MHz. It
is set during alarm simulation.
In 2-frame buffer mode a frame is skipped.
The frequency of the receive route clock is less than the frequency of
the receive system interface working clock based on 2.048 MHz. It is
set during alarm simulation.
In 2-frame buffer mode a frame is repeated.
Auxiliary Pattern Indication
Receive Slip Negative
Receive Slip Positive
255
FALC-LH V1.3
E1 Registers
PEB 2255
2000-07

Related parts for peb2255