MMC2114CFCAG33 Freescale Semiconductor, MMC2114CFCAG33 Datasheet - Page 446

• Manufacturer Part Number: MMC2114CFCAG33
• Description: IC MCU 32BIT 33MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCorer

Specifications of MMC2114CFCAG33

• Core Processor: M210
• Core Size: 32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 67
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Processor Series: MMC2114
• Core: M-CORE
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: SCI/SPI
• Maximum Clock Frequency: 33 MHz
• Number Of Programmable I/os: 104
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Controller Family/series: MCORE
• No. Of I/o's: 104
• Ram Memory Size: 32KB
• Cpu Speed: 33MHz
• No. Of Timers: 2
• Embedded Interface Type: SCI, SPI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Queued Analog-to-Digital Converter (QADC)
Advance Information
446
PIE1 — Queue 1 Pause Interrupt Enable Bit
SSE1 — Queue 1 Single-Scan Enable Bit
MQ1[12:8] — Queue 1 Operating Mode Field
MQ1[12:8]
PIE1 enables an interrupt request when queue 1 enters the pause
state. The interrupt request is initiated when conversion is complete
for a CCW that has the pause bit set.
SSE1 enables a single-scan of queue 1 after a trigger event occurs.
SSE1 may be set during the same write cycle that sets the MQ1 bits
for one of the single-scan queue operating modes. The single-scan
enable bit can be written to 1 or 0, but is always read as a 0, unless
the QADC is in test mode. The QADC clears SSE1 when the
single-scan is complete.
The MQ1 field selects the operating mode for queue 1.
Table 19-4
queue 1 operating modes.
Freescale Semiconductor, Inc.
00000
00001
00010
00011
00100
00101
00110
01000
01001
00111
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
1 = Enable the queue 1 pause interrupt.
0 = Disable the queue 1 pause interrupt.
1 = Allow a trigger event to start queue 1 in a single-scan mode.
0 = Trigger events are ignored for queue 1 single-scan modes.
Disabled mode, conversions do not occur
Software-triggered single-scan mode (started with SSE1)
External-trigger rising-edge single-scan mode
External-trigger falling-edge single-scan mode
Interval timer single-scan mode: time = QCLK period
Interval timer single-scan mode: time = QCLK period
Interval timer single-scan mode: time = QCLK period
Interval timer single-scan mode: time = QCLK period
Interval timer single-scan mode: time = QCLK period
Interval timer single-scan mode: time = QCLK period
Go to: www.freescale.com
shows the bits in the MQ1 field which enable different
Table 19-4. Queue 1 Operating Modes
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
Operating Mode
2
2
2
2
2
2
7
8
9
10
11
12
MOTOROLA