EP2AGX65DF29C6N Altera, EP2AGX65DF29C6N Datasheet - Page 135

• Manufacturer Part Number: EP2AGX65DF29C6N
• Description: IC ARRIA II GX FPGA 65K 780FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX65DF29C6N

• Number Of Logic Elements/cells: 60214
• Number Of Labs/clbs: 2530
• Total Ram Bits: 5246
• Number Of I /o: 364
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-FBGA
• Family Name: Arria® II GX
• Number Of Logic Blocks/elements: 63250
• # I/os (max): 364
• Frequency (max): 400MHz
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 63250
• Ram Bits: 5557452.8
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Overview
© July 2010 Altera Corporation
AIIGX51006-3.0
This chapter provides guidelines for using industry I/O standards in Arria
devices, including I/O features, standards and structure, banks, and design
considerations.
This chapter includes the following sections:
■
■
■
■
■
■
■
This chapter contains feature definitions of Arria II GX I/O elements (IOEs). It
provides details about how an IOE works and its features. Arria II GX I/Os support a
wide range of features:
■
■
■
■
■
■
■
■
■
■
■
■
“Arria II GX I/O Standards Support” on page 6–2
“Arria II GX I/O Banks” on page 6–3
“Arria II GX I/O Structure” on page 6–5
“Arria II GX OCT Support” on page 6–11
“Arria II GX OCT Calibration” on page 6–14
“Arria II GX Termination Schemes for I/O Standards” on page 6–14
“Arria II GX Design Considerations” on page 6–21
Single-ended, non-voltage-referenced, and voltage-referenced I/O standards
Low-voltage differential signaling (LVDS), reduced swing differential signal
(RSDS), mini-LVDS, bus LVDS (BLVDS), high-speed transceiver logic (HSTL), and
SSTL
Hard DPA block with serializer/deserializer (SERDES)
Programmable output current strength
Programmable slew rate
Programmable bus-hold
Programmable pull-up resistor
Open-drain output
On-chip series termination (R
On-chip differential termination (R
Programmable pre-emphasis
Programmable voltage output differential (V
6. I/O Features in Arria II GX Devices
S
OCT)
D
OCT)
OD
)
Arria II GX Device Handbook, Volume 1
®
II GX