EP2AGX65DF29C6N Altera, EP2AGX65DF29C6N Datasheet - Page 91

no-image

EP2AGX65DF29C6N

Manufacturer Part Number
EP2AGX65DF29C6N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29C6N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
63250
# I/os (max)
364
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
63250
Ram Bits
5557452.8
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29C6N
Manufacturer:
ST
Quantity:
12 000
Part Number:
EP2AGX65DF29C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29C6N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6N/ALTERA
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6N@@@@@
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6NALTERA
Manufacturer:
ALTERA
0
Chapter 4: DSP Blocks in Arria II GX Devices
Operational Mode Descriptions
Table 4–9. DSP Block Dynamic Signals for DSP Block (Part 2 of 2)
© July 2010
chainout_saturate
accum_sload
zero_chainout
zero_loopback
rotate
shift_right
DSP Block Dynamic Signals per Full-DSP Block
clock0
clock1
clock2
clock3
ena0
ena1
ena2
ena3
aclr0
aclr1
aclr2
aclr3
Signal Name
Altera Corporation
Saturation control for second stage round/saturation block for
Q-format multiply. If both rounding and saturation is enabled,
saturation is done on the rounded result.
Dynamically specifies whether the accumulator value is zero.
Dynamically specifies whether the chainout value is zero.
Dynamically specifies whether the loopback value is zero.
rotation = 1, rotation feature is enabled
shift_right = 1, shift right feature is enabled
DSP-block-wide clock signals
Input and Pipeline Register enable signals
DSP block-wide asynchronous clear signals (active low)
Total Count per Half- and Full-DSP Blocks
chainout_saturate = 1 for saturation support
chainout_saturate = 0 for no saturation support
accum_sload = 0, accumulation input is from the output
registers
accum_sload = 1, accumulation input is set to be zero
Function
Arria II GX Device Handbook, Volume 1
Count
33
1
1
1
1
1
1
4
4
4
4–31

Related parts for EP2AGX65DF29C6N