R5F213J6CNNP#U0 Renesas Electronics America, R5F213J6CNNP#U0 Datasheet - Page 213

• Manufacturer Part Number: R5F213J6CNNP#U0
• Description: MCU 1KB FLASH 32K ROM 36-QFN
• Manufacturer: Renesas Electronics America
• Series: R8C/3x/3JCr

Specifications of R5F213J6CNNP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 31
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 36-WQFN Exposed Pad, 36-HWQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/3JC Group
REJ09B0602-0100 Rev.1.00
May 12, 2010
14.3
Figure 14.2
14.3.1
Count starts
14.3.1.1
0%
Note:
1. A watchdog timer interrupt or watchdog timer reset is generated.
The period for acknowledging refreshment operation to the watchdog timer (write to the WDTR register) can
be selected by bits WDTRCS0 and WDTRCS1 in the OFS2 register. Figure 14.2 shows the Refresh
Acknowledgement Period for Watchdog Timer.
Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, a refresh
operation executed during the refresh acknowledgement period is acknowledged. Any refresh operation
executed during the period other than the above is processed as an incorrect write, and a watchdog timer
interrupt or watchdog timer reset (selectable by the PM12 bit in the PM1 register) is generated.
Do not execute any refresh operation while the count operation of the watchdog timer is stopped.
Processed as
incorrect write
Processed as incorrect write
Functional Description
Common Items for Multiple Modes
Processed as incorrect write
Refresh Acknowledgement Period
Refresh Acknowledgement Period for Watchdog Timer
25%
(1)
Refresh can be acknowledged
Watchdog timer period
Refresh can be acknowledged
(1)
50%
Refresh can be acknowledged
(1)
75%
Refresh can be
acknowledged
Underflow
100%
Refresh acknowledge period
100% (WDTRCS1 to WDTRCS0 = 11b)
75% (WDTRCS1 to WDTRCS0 = 10b)
50% (WDTRCS1 to WDTRCS0 = 01b)
25% (WDTRCS1 to WDTRCS0 = 00b)
WDTRCS0, WDTRCS1: Bits in OFS2 register
14. Watchdog Timer
Page 182 of 715