R5F213J6CNNP#U0 Renesas Electronics America, R5F213J6CNNP#U0 Datasheet - Page 681

MCU 1KB FLASH 32K ROM 36-QFN

R5F213J6CNNP#U0

Manufacturer Part Number
R5F213J6CNNP#U0
Description
MCU 1KB FLASH 32K ROM 36-QFN
Manufacturer
Renesas Electronics America
Series
R8C/3x/3JCr
Datasheet

Specifications of R5F213J6CNNP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
31
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
36-WQFN Exposed Pad, 36-HWQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F213J6CNNP#U0R5F213J6CNNP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
R5F213J6CNNP#U0R5F213J6CNNP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
R5F213J6CNNP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
R8C/3JC Group
REJ09B0602-0100 Rev.1.00
May 12, 2010
Figure 32.2
32.2.10 Stopping Flash Memory
Notes:
FMR01, FMSTP: Bits in FMR0 register
2. Before switching the CPU clock source, make sure the designated
3. Insert a 60- µ s wait time by a program.
1. After setting the FMR01 bit to 1 (CPU rewrite mode enabled),
In low-speed on-chip oscillator mode and low-speed clock mode, power consumption can be further reduced by
stopping the flash memory using the FMSTP bit in the FMR0 register.
Access to the flash memory is disabled by setting the FMSTP bit to 1 (flash memory stops). The FMSTP bit
must be written to by a program transferred to RAM.
When the MCU enters stop mode or wait mode while CPU rewrite mode is disabled, the power for the flash
memory is automatically turned off. It is turned back on again after the MCU exits stop mode or wait mode.
This eliminates the need to set the FMR0 register.
Figure 32.2 shows the Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit.
clock is stable.
Do not access the flash memory during this wait time.
set the FMSTP bit to 1 (flash memory stops).
Transfer the FMSTP bit setting program to
the RAM
Jump to the FMSTP bit setting program
(The subsequent processing is executed
by the program in the RAM)
Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit
FMSTP bit setting program
Jump to the specified address in the flash memory
Write 1 to the FMSTP bit (flash memory stops.
low power consumption state)
After writing 0 to the FMR01 bit,
write 1 (CPU rewrite mode enabled)
Enter low-speed clock mode or
low-speed on-chip oscillator mode
Stop the high-speed on-chip oscillator
Write 0 to the FMSTP bit
(flash memory operates)
Write 0 to the FMR01 bit
(CPU rewrite mode disabled)
Wait until the flash memory circuit stabilizes
(60 µ s)
Switch the clock source for the CPU clock
Process in low-speed clock mode or
low-speed on-chip oscillator mode
(3)
32. Reducing Power Consumption
(1)
Page 650 of 715
(2)

Related parts for R5F213J6CNNP#U0