R5F213J6CNNP#U0 Renesas Electronics America, R5F213J6CNNP#U0 Datasheet - Page 235

• Manufacturer Part Number: R5F213J6CNNP#U0
• Description: MCU 1KB FLASH 32K ROM 36-QFN
• Manufacturer: Renesas Electronics America
• Series: R8C/3x/3JCr

Specifications of R5F213J6CNNP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 31
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 36-WQFN Exposed Pad, 36-HWQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/3JC Group
REJ09B0602-0100 Rev.1.00
May 12, 2010
15.3.10.4 SSU/I
15.3.10.5 SSU/I
When the DTC activation source is SSU/I
using a data transfer. The RDRF bit in the SSSR register/the ICSR register is set to 0 (no data in
SSRDR/ICDRR register) by reading the SSRDR register/ the ICDRR register. If an interrupt source for receive
data full is subsequently generated, the DTC acknowledges it as the activation source.
When the DTC activation source is SSU/I
register using a data transfer. The TDRE bit in the SSSR register/the ICSR register is set to 0 (data is not
transferred from registers SSTDR/ICDRT to SSTRSR/ICDRS) by writing to the SSTDR register/the ICDRT
register. If an interrupt source for transmit data empty is subsequently generated, the DTC acknowledges it as
the activation source.
2
2
C bus Receive Data Full
C bus Transmit Data Empty
2
2
C bus receive data full, read the SSRDR register/the ICDRR register
C bus transmit data empty, write to the SSTDR register/the ICDRT
Page 204 of 715
15. DTC