R5F213J6CNNP#U0 Renesas Electronics America, R5F213J6CNNP#U0 Datasheet - Page 369

MCU 1KB FLASH 32K ROM 36-QFN

R5F213J6CNNP#U0

Manufacturer Part Number
R5F213J6CNNP#U0
Description
MCU 1KB FLASH 32K ROM 36-QFN
Manufacturer
Renesas Electronics America
Series
R8C/3x/3JCr
Datasheet

Specifications of R5F213J6CNNP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
31
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
36-WQFN Exposed Pad, 36-HWQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F213J6CNNP#U0R5F213J6CNNP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
R5F213J6CNNP#U0R5F213J6CNNP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
R5F213J6CNNP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
R8C/3JC Group
REJ09B0602-0100 Rev.1.00
May 12, 2010
20.5
Figure 20.14
TRDIOBi
TRDIOCi
TRDIODi
In PWM mode, a PWM waveform is output. Up to 3 PWM waveforms with the same period can be output by timer
RDi (i = 0 or 1). Also, up to 6 PWM waveforms with the same period can be output by synchronizing timer RD0
and timer RD1. Since this mode functions by a combination of the TRDIOji (i = 0 or 1, j = B, C, or D) pin and
TRDGRji register, the PWM mode, or any other mode or function, can be selected for each individual pin.
(However, since the TRDGRAi register is used when using any pin for PWM mode, the TRDGRAi register cannot
be used for other modes.)
Figure 20.14 shows a Block Diagram of PWM Mode, and Table 20.9 lists the PWM Mode Specifications. Figures
20.15 and 20.16 show the Operations of PWM Mode.
PWM Mode
Block Diagram of PWM Mode
i = 0 or 1
Notes:
1. When the BFCi bit in the TRDMR register is set to 1 (the TRDGRCi register is used as the
2. When the BFDi bit in the TRDMR register is set to 1 (the TRDGRDi register is used as the
buffer register of the TRDGRAi register).
buffer register of the TRDGRBi register).
Output
control
Compare match signal
Compare match signal
Compare match signal
Compare match signal
Comparator
Comparator
Comparator
Comparator
TRDGRAi
TRDGRBi
TRDGRCi
TRDGRDi
TRDi
Page 338 of 715
20. Timer RD
(Note 1)
(Note 2)

Related parts for R5F213J6CNNP#U0