R5F213J6CNNP#U0 Renesas Electronics America, R5F213J6CNNP#U0 Datasheet - Page 320

• Manufacturer Part Number: R5F213J6CNNP#U0
• Description: MCU 1KB FLASH 32K ROM 36-QFN
• Manufacturer: Renesas Electronics America
• Series: R8C/3x/3JCr

Specifications of R5F213J6CNNP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 31
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 36-WQFN Exposed Pad, 36-HWQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/3JC Group
REJ09B0602-0100 Rev.1.00
May 12, 2010
Figure 19.17
19.7.4
The above applies under the following conditions:
• The TOB bit in the TRCCR1 register is set to 0 (initial level is “L”, “H” output by compare match with the TRCGRC register, “L” output by compare
• Bits TCEG1 and TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger input disabled).
match with the TRCGRB register).
TRCGRD register
TRCGRB register
TRCCR2 register
TRCMR register
TRCSR register
TRCSR register
TRCSR register
TRCIOB output
TSTART bit in
Count source
CSEL bit in
IMFA bit in
IMFB bit in
IMFC bit in
Operating Example
FFFFh
Operating Example of PWM2 Mode (TRCTRG Trigger Input Disabled)
TRC register value
0000h
m
n
p
“L” initial output
“H” output at TRCGRC
register compare match
Previous value held if the
TSTART bit is set to 0
p+1
Set to 0 by a program
Return to initial output
if the TSTART bit is
set to 0
n
No change
Set to 0000h
by a program
Transfer from buffer register to general register
m+1
n+1
p+1
Transfer
Set to 1 by
a program
“H” output at TRCGRC register
compare match
Set to 0 by a program
“L” output at TRCGRB
register compare match
n
m: TRCGRA register setting value
n: TRCGRB register setting value
p: TRCGRC register setting value
Next data
Set to 0 by a program
TRC register cleared
at TRCGRA register
compare match
No change
TSTART bit
is set to 0
Count stops
because the
CSEL bit is
set to 1
Transfer
Page 289 of 715
19. Timer RC