R5F213J6CNNP#U0 Renesas Electronics America, R5F213J6CNNP#U0 Datasheet - Page 603

MCU 1KB FLASH 32K ROM 36-QFN

R5F213J6CNNP#U0

Manufacturer Part Number
R5F213J6CNNP#U0
Description
MCU 1KB FLASH 32K ROM 36-QFN
Manufacturer
Renesas Electronics America
Series
R8C/3x/3JCr
Datasheet

Specifications of R5F213J6CNNP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
31
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
36-WQFN Exposed Pad, 36-HWQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F213J6CNNP#U0R5F213J6CNNP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
R5F213J6CNNP#U0R5F213J6CNNP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
R5F213J6CNNP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
R8C/3JC Group
REJ09B0602-0100 Rev.1.00
May 12, 2010
Figure 27.10
27.4.4
Timer RA
Timer RA
UART0
Hardware LIN Clear the status flags
Hardware LIN Set the LIN operation to stop
Figure 27.10 shows an Example of Hardware LIN Communication Completion Flowchart.
Use the following timing for hardware LIN end processing:
If the hardware bus collision detection function is used
Perform hardware LIN end processing after checksum transmission completes.
If the bus collision detection function is not used
Perform hardware LIN end processing after header field transmission and reception complete.
Hardware LIN End Processing
Transmission completes via UART0
Set the timer to stop counting
TSTART bit in TRACR register ← 0
Read the count status flag
TCSTF flag in TRACR register
Example of Hardware LIN Communication Completion Flowchart
(Bus collision detection, Synch Break detection, Synch
Field measurement)
Bits B2CLR, B1CLR, B0CLR in LINST register ← 1
LINE bit in LINCR register ← 0
TCSTF = 0?
YES
NO
Set the timer to stop counting.
Zero or one cycle of the timer RA
count source is required after
timer RA stops counting before
the TCSTF flag is set to 1.
If the bus collision detection
function is not used, UART0
transmission completion
processing is not required.
After clearing the hardware LIN
status flag, stop the hardware
LIN operation.
27. Hardware LIN
Page 572 of 715

Related parts for R5F213J6CNNP#U0