NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 393

• Manufacturer Part Number: NH82801HBM S LB9A
• Description: CONTROLLER HUB, ICH8M, I/O, 82801HBM
• Manufacturer: Intel

Specifications of NH82801HBM S LB9A

• Power Dissipation Pd: 2.4W
• Digital Ic Case Style: BGA
• No. Of Pins: 676
• Pci Bus Type: I/O Controller Hub
• Pci Express Base Spec: PCIe 1.1
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

LPC Interface Bridge Registers (D31:F0)
9.8.3.1
Note:
Intel
®
ICH8 Family Datasheet
PM1_STS—Power Management 1 Status Register
I/O Address:
Default Value:
Lockable:
Power Well:
If bit 10 or 8 in this register is set, and the corresponding _EN bit is set in the PM1_EN
register, then the ICH8 will generate a Wake Event. Once back in an S0 state (or if
already in an S0 state when the event occurs), the ICH8 will also generate an SCI if the
SCI_EN bit is set, or an SMI# if the SCI_EN bit is not set.
Bit 5 does not cause an SMI# or a wake event. Bit 0 does not cause a wake event but
can cause an SMI# or SCI.
13:12
Bit
15
14
Wake Status (WAK_STS) — R/WC. This bit is not affected by hard resets caused
by a CF9 write, but is reset by RSMRST#.
0 = Software clears this bit by writing a 1 to it.
1 = Set by hardware when the system is in one of the sleep states (via the SLP_EN
If the AFTERG3_EN bit is not set and a power failure (such as removed batteries)
occurs without the SLP_EN bit set, the system will return to an S0 state when power
returns, and the WAK_STS bit will not be set.
If the AFTERG3_EN bit is set and a power failure occurs without the SLP_EN bit
having been set, the system will go into an S5 state when power returns, and a
subsequent wake event will cause the WAK_STS bit to be set. Note that any
subsequent wake event would have to be caused by either a Power Button press, or
an enabled wake event that was preserved through the power failure (enable bit in
the RTC well).
PCI Express Wake Status (PCIEXPWAK_STS) — R/WC.
0 = Software clears this bit by writing a 1 to it. If the WAKE# pin is still active during
1 = This bit is set by hardware to indicate that the system woke due to a PCI
Note: This bit does not itself cause a wake event or prevent entry to a sleeping
state. Thus if the bit is 1 and the system is put into a sleeping state, the system will
not automatically wake.
Reserved
bit) and an enabled wake event occurs. Upon setting this bit, the ICH8 will
transition the system to the ON state.
the write or the PME message received indication has not been cleared in the
root port, then the bit will remain active (i.e. all inputs to this bit are level-
sensitive).
Express wakeup event. This wakeup event can be caused by the PCI Express
WAKE# pin being active or receipt of a PCI Express PME message at a root port.
This bit is set only when one of these events causes the system to transition
from a non-S0 system power state to the S0 system power state. This bit is set
independent of the state of the PCIEXP_WAKE_DIS bit.
PMBASE + 00h
0000h
No
Bits 0
Bits 8
except Bit 11 in RTC
(ACPI PM1a_EVT_BLK)
–
–
7: Core,
15: Resume,
Description
Attribute:
Size:
Usage:
R/WC
16-bit
ACPI or Legacy
393