MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 166

no-image

MMCCMB2107

Manufacturer Part Number
MMCCMB2107
Description
Manufacturer
Freescale
Datasheet

Specifications of MMCCMB2107

Lead Free Status / RoHS Status
Not Compliant
Interrupt Controller Module
7.7.2.8 Fast Interrupt Pending Register
Technical Data
166
Address: 0x00c5_001c through 0x00c5_001f
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
The read-only, 32-bit fast interrupt pending register (FIPR) reflects any
currently pending fast interrupts which are assigned to each priority
level. Writes to this register have no effect and are terminated normally.
FIP[31:0] — Fast Interrupt Pending Field
A read-only FIP[x] bit is set when at least one interrupt request at
priority level x is pending and enabled as a fast interrupt. Reset clears
FIP[31:0].
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = At least one fast interrupt request asserted at priority level x
0 = Any fast interrupt requests at priority level x negated
Bit 31
FIP31
Bit 23
FIP23
Bit 15
FIP15
Figure 7-10. Fast Interrupt Pending Register (FIPR)
Bit 7
FIP7
0
0
0
0
Go to: www.freescale.com
Interrupt Controller Module
= Writes have no effect and the access terminates without a transfer error exception.
FIP30
FIP22
FIP14
FIP6
30
22
14
0
0
0
6
0
FIP29
FIP21
FIP13
FIP5
29
21
13
0
0
0
5
0
FIP28
FIP20
FIP12
FIP4
28
20
12
0
0
0
4
0
FIP27
FIP19
FIP11
FIP3
27
19
11
0
0
0
3
0
FIP26
FIP18
FIP10
FIP2
26
18
10
0
0
0
2
0
MMC2107 – Rev. 2.0
FIP25
FIP17
FIP9
FIP1
25
17
0
0
9
0
1
0
MOTOROLA
FIP24
FIP16
Bit 24
Bit 16
FIP8
FIP0
Bit 8
Bit 0
0
0
0
0