MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 404

• Manufacturer Part Number: MMCCMB2107
• Manufacturer: Freescale

Specifications of MMCCMB2107

• Lead Free Status / RoHS Status: Not Compliant

Queued Analog-to-Digital Converter (QADC)
18.5 Modes of Operation
18.5.1 Debug Mode
Technical Data
404
This subsection describes the two modes of operation:
If the QDBG bit in the module configuration register (QADCMCR) is set,
then the QADC enters debug mode when background debug mode is
enabled and a breakpoint is processed.
When in debug mode and the QDBG bit is set, the QADC finishes any
conversion in progress and then freezes. Depending on when debug
mode is asserted, the three possible queue freeze scenarios are:
When the QADC enters debug mode while a queue is active, the current
CCW location of the queue pointer is saved.
Debug mode:
Although the QADC saves a pointer to the next CCW in the current
queue, the software can force the QADC to execute a different CCW by
writing new queue operating modes for normal operation. The QADC
looks at the queue operating modes, the current queue pointer, and any
pending trigger events to decide which CCW to execute.
•
•
•
•
•
•
•
•
•
Freescale Semiconductor, Inc.
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
Debug mode
Stop mode
When a queue is not executing, the QADC freezes immediately.
When a queue is executing, the QADC completes the current
conversion and then freezes.
If during the execution of the current conversion, the queue
operating mode for the active queue is changed, or a queue 2
abort occurs, the QADC freezes immediately.
Stops the analog clock
Holds the periodic/interval timer in reset
Prevents external trigger events from being captured
Keeps all QADC registers and RAM accessible
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA