MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 219
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MMCCMB2107
Manufacturer Part Number
MMCCMB2107
Description
Manufacturer
Freescale
Datasheet
1.MMCCMB2107.pdf
(618 pages)
Specifications of MMCCMB2107
Lead Free Status / RoHS Status
Not Compliant
- Current page: 219 of 618
- Download datasheet (8Mb)
9.8.5.3 Erasing Shadow Information Words
9.8.6 Erase Pulse Amplitude and Width Modulation
MMC2107 – Rev. 2.0
MOTOROLA
NOTE:
NOTE:
The shadow information words are erased with either array block 0
depending upon the array configuration. To verify that the shadow
information words are erased with block 0, erase margin reads should
be performed with the SIE bit set in CMFRMCR while the shadow
information is read. For the erase operation to be completed, block 0
must also be fully verified.
Setting SIE = 1 disables normal array access and should be cleared
after verifying the shadow information.
Refer to
of the FLASH.
The values of PAWS[2:0] and NVR should be updated on the
appropriate pulse to change the erase voltage.
GDB = 0 for all erase operations.
Margin reads are required after the first –9-V pulse.
Voltage Step
Freescale Semiconductor, Inc.
For More Information On This Product,
–2 V
–3 V
–4 V
–5 V
–6 V
–7 V
–8 V
–9 V
Non-Volatile Memory FLASH (CMFR)
Table 9-11
Go to: www.freescale.com
Table 9-11. Required Erase Algorithm
PAWS[2:0]
1 0 0
1 0 1
1 1 0
1 1 1
1 0 0
1 0 1
1 1 0
1 1 1
for the required erase algorithm to insure reliability
NVR
1
1
1
1
0
0
0
0
Pulse Width
100 ms
100 ms
100 ms
100 ms
100 ms
100 ms
100 ms
100 ms
Non-Volatile Memory FLASH (CMFR)
Functional Description
Number of Pulses
Technical Data
20
1
1
1
1
1
1
1
219