MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 484

• Manufacturer Part Number: MMCCMB2107
• Manufacturer: Freescale

Specifications of MMCCMB2107

• Lead Free Status / RoHS Status: Not Compliant

Queued Analog-to-Digital Converter (QADC)
Technical Data
484
When any of the end-of-queue conditions is recognized, a queue
completion flag is set, and if enabled, an interrupt is issued to the
software. These situations prematurely terminate queue execution:
•
•
•
•
•
Freescale Semiconductor, Inc.
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
Since queue 1 is higher in priority than queue 2, when a trigger
event occurs on queue 1 during queue 2 execution, the execution
of queue 2 is suspended by aborting the execution of the CCW in
progress, and the queue 1 execution begins. When queue 1
execution is completed, queue 2 conversions restart with the first
CCW entry in queue 2 or the first CCW of the queue 2 subqueue
being executed when queue 2 was suspended. Alternately,
conversions can restart with the aborted queue 2 CCW entry. The
RESUME bit in QACR2 allows the software to select where
queue 2 begins after suspension. By choosing to re-execute all of
the suspended queue 2 queue and subqueue CCWs, all of the
samples are guaranteed to have been taken during the same scan
pass. However, a high trigger event rate for queue 1 can prohibit
the completion of queue 2. If this occurs, the software may choose
to begin execution of queue 2 with the aborted CCW entry.
Software can change the queue operating mode to disabled
mode. Any conversion in progress for that queue is aborted.
Putting a queue into the disabled mode does not power down the
converter.
Software can change the queue operating mode to another valid
mode. Any conversion in progress for that queue is aborted. The
queue restarts at the beginning of the queue, once an appropriate
trigger event occurs.
For low-power operation, software can set the stop mode bit to
prepare the module for a loss of clocks. The QADC aborts any
conversion in progress when the stop mode is entered.
When the freeze enable bit is set by software and the IPbus
internal FREEZE line is asserted, the QADC freezes at the end of
the conversion in progress. When internal FREEZE is negated,
the QADC resumes queue execution beginning with the next
CCW entry. Refer to
Go to: www.freescale.com
18.5.1 Debug Mode
for more information.
MMC2107 – Rev. 2.0
MOTOROLA