MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MMCCMB2107
Manufacturer Part Number
MMCCMB2107
Description
Manufacturer
Freescale
Datasheet
1.MMCCMB2107.pdf
(618 pages)
Specifications of MMCCMB2107
Lead Free Status / RoHS Status
Not Compliant
- Current page: 48 of 618
- Download datasheet (8Mb)
General Description
1.4 Block Diagram
Technical Data
48
The basic structure of the MMC2107 is shown in
•
•
•
•
Freescale Semiconductor, Inc.
For More Information On This Product,
General-purpose input/output (GPIO):
– Up to 72 bits of GPIO
– Coherent 32-bit control
– Bit manipulation supported via set/clear functions
– Unused peripheral pins may be used as extra GPIO.
– Reduced drive control
M•CORE to IPbus interface:
– Complete interfacing between the M•CORE bus and the IPbus
– Minimum of three clocks for peripheral bus access
– Data alignment and data width conversion between the
External interface:
– Provides for direct support of asynchronous random-access
– Support interfacing to 16-bit and 32-bit data buses
– 32-bit external bidirectional data bus
– 23-bit address bus
– Four chip selects
– Byte/write enables
– Ability to boot from internal or external memories
– Internal bus activity is visible via show-cycle mode
– Special chip selects support replacement of GPIO with
– Emulation of internal page mode FLASH support
Joint Test Action Group (JTAG) support for system-level board
testing
peripheral bus
M•CORE 32-bit data bus and the IPbus peripheral data buses
memory (RAM), read-only memory (ROM), and FLASH
external logic (port replacement logic)
Go to: www.freescale.com
General Description
Figure
MMC2107 – Rev. 2.0
1-1.
MOTOROLA