MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 461

no-image

MMCCMB2107

Manufacturer Part Number
MMCCMB2107
Description
Manufacturer
Freescale
Datasheet

Specifications of MMCCMB2107

Lead Free Status / RoHS Status
Not Compliant
MMC2107 – Rev. 2.0
MOTOROLA
QS
Q1
Q2
QS
Q1
Q2
0000
0000
IDLE
IDLE
Q2:
Q2:
IDLE
IDLE
T2
T2
C1
C1
ACTIVE
ACTIVE
0010
0010
Situations S10 and S11
when an additional trigger event is detected for queue 2 while the queue
is suspended, the trigger overrun error bit is set, the same as if queue 2
were being executed when a new trigger event occurs. Trigger overrun
on queue 2 thus permits the software to know that queue 1 is taking up
so much QADC time that queue 2 trigger events are being lost.
C2
C2
Q1:
Q1:
Figure 18-32. CCW Priority Situation 10
Figure 18-33. CCW Priority Situation 11
Freescale Semiconductor, Inc.
T1
T1
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
TOR2
TOR2
C1
C1
SUSPEND
SUSPEND
ACTIVE
ACTIVE
T2
T2
1010
1010
C2
C2
Go to: www.freescale.com
PF1
PF1
0110
ACT
C1
C2
ACTIVE
0110
PF2
PAUSE
0101
C2
PAUSE
PAUSE
PF2
T2
PAUSE
0101
(Figure 18-32
C3
ACTIVE
0110
T2
0110
ACT
C3
C4
T1
T1
TOR2
TOR2
C3
Queued Analog-to-Digital Converter (QADC)
SUSPEND
C3
SUSPEND
ACTIVE
ACTIVE
T2
T2
1010
1010
C4
C4
and
CF1
CF1
ACT
0010
C3
Figure
C4
ACTIVE
0010
CF2
C4
RESUME = 1
CF2
18-33) show that
IDLE
IDLE
RESUME = 0
IDLE
0000
IDLE
0000
Technical Data
Digital Control
461