MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 311
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MMCCMB2107
Manufacturer Part Number
MMCCMB2107
Description
Manufacturer
Freescale
Datasheet
1.MMCCMB2107.pdf
(618 pages)
Specifications of MMCCMB2107
Lead Free Status / RoHS Status
Not Compliant
- Current page: 311 of 618
- Download datasheet (8Mb)
MMC2107 – Rev. 2.0
MOTOROLA
NOTE:
When the timer channel 3 registers contain $FFFF and TCRE is set,
TOF never gets set even though the timer counter registers go from
$FFFF to $0000.
PR[2:0] — Prescaler Bits
The newly selected prescaled clock does not take effect until the next
synchronized edge of the prescaled clock when the clock count
transitions to $0000.)
These bits select the prescaler divisor for the timer counter.
Freescale Semiconductor, Inc.
For More Information On This Product,
Timer Modules (TIM1 and TIM2)
Go to: www.freescale.com
PR[2:0]
000
001
010
011
100
101
110
111
Table 15-5. Prescaler Selection
Prescaler Divisor
Timer Modules (TIM1 and TIM2)
128
16
32
64
1
2
4
8
Memory Map and Registers
Technical Data
311