MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 519

• Manufacturer Part Number: MMCCMB2107
• Manufacturer: Freescale

Specifications of MMCCMB2107

• Lead Free Status / RoHS Status: Not Compliant

19.10 Bus Monitor
MMC2107 – Rev. 2.0
MOTOROLA
Figure 19-6. Internal (Show) Cycle Followed by External 1-Clock Write
A{22:0], TSIZ[1:0]
CLKOUT
CSE[1:0]
TA, TEA
EB[3:0]
D[31:0]
SHS
R/W
CS
OE
The bus monitor can be set detects excessively long bus access
termination response times. Whenever an undecoded address is
accessed or a peripheral is inoperative, the access is not terminated and
the bus is potentially locked up while it waits for the required response.
The bus monitor monitors the cycle termination response times during a
bus cycle. If the cycle termination response time exceeds a programmed
count, the bus monitor asserts an internal bus error.
The bus monitor monitors the cycle termination response time (in system
clock cycles) by using a programmable maximum allowable response
period. There are four selectable response time periods for the bus
monitor, selectable among 8, 16, 32, and 64 system clock cycles. The
periods are selectable with the BMT[1:0] field in the chip configuration
module CCR. The programmability of the timeout allows for varying
external peripheral response times. The monitor is cleared and restarted
Freescale Semiconductor, Inc.
For More Information On This Product,
External Bus Interface Module (EBI)
INTERNAL CYCLE
Go to: www.freescale.com
A1
SHOW
D1
EXTERNAL WRITE
DATA
A2
00
External Bus Interface Module (EBI)
D2
Technical Data
Bus Monitor
519