NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 569

• Manufacturer Part Number: NH82801FBM S L89K
• Manufacturer: Intel

Specifications of NH82801FBM S L89K

• Lead Free Status / RoHS Status: Compliant

15.2
Intel
Table 15-2. SMBus I/O Register Address Map
®
I/O Controller Hub 6 (ICH6) Family Datasheet
SMBus I/O Registers
SMB_BASE
+ Offset
0A–0Bh
0Ch
0Dh
0Eh
00h
02h
03h
04h
05h
06h
07h
08h
09h
0Fh
10h
14h
16h
17h
11h
HOST_BLOCK_DB
SMLINK_PIN_CTL
SMBus_PIN_CTL
NOTIFY_DADDR
NOTIFY_DHIGH
NOTIFY_DLOW
XMIT_SLVA
RCV_SLVA
Mnemonic
HST_CMD
SLV_DATA
HST_CNT
AUX_STS
SLV_CMD
HST_STS
AUX_CTL
SLV_STS
HST_D0
HST_D1
PEC
Host Status
Host Control
Host Command
Transmit Slave Address
Host Data 0
Host Data 1
Host Block Data Byte
Packet Error Check
Receive Slave Address
Receive Slave Data
Auxiliary Status
Auxiliary Control
SMLink Pin Control (TCO
Compatible Mode)
SMBus Pin Control
Slave Status
Slave Command
Notify Device Address
Notify Data Low Byte
Notify Data High Byte
Register Name
SMBus Controller Registers (D31:F3)
See register
See register
description
description
Default
0000h
00h
00h
00h
00h
00h
00h
00h
00h
44h
00h
00h
00h
00h
00h
00h
00h
R/WC (special)
R/WC, RO,
R/WC, RO
R/W, WO
R/W, RO
R/W, RO
R/WC
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
RO
569