NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 654

no-image

NH82801FBM S L89K

Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet

Specifications of NH82801FBM S L89K

Lead Free Status / RoHS Status
Compliant
Intel
18.2.4
18.2.5
654
®
High Definition Audio Controller Registers (D27:F0)
OUTPAY—Output Payload Capability Register
(Intel
Memory Address: HDAR + 04h
Default Value:
INPAY—Input Payload Capability Register
(Intel
Memory Address: HDBAR + 06h
Default Value:
15:7
15:7
Bit
6:0
Bit
6:0
®
®
Reserved.
Output Payload Capability — RO. Hardwired to 3Ch indicating 60 word payload.
This field indicates the total output payload available on the link. This does not include bandwidth
used for command and control. This measurement is in 16-bit word quantities per 48 MHz frame.
The default link clock of 24.000 MHz (the data is double pumped) provides 1000 bits per frame, or
62.5 words in total. 40 bits are used for command and control, leaving 60 words available for data
payload.
00h = 0 word
01h = 1 word payload.
.....
FFh = 256 word payload.
Reserved.
Input Payload Capability — RO. Hardwired to 1Dh indicating 29 word payload.
This field indicates the total output payload available on the link. This does not include bandwidth
used for response. This measurement is in 16-bit word quantities per 48 MHz frame. The default link
clock of 24.000 MHz provides 500 bits per frame, or 31.25 words in total. 36 bits are used for
response, leaving 29 words available for data payload.
00h = 0 word
01h = 1 word payload.
.....
FFh = 256 word payload.
High Definition Audio Controller—D27:F0)
High Definition Audio Controller—D27:F0)
003Ch
001Dh
Intel
Description
Description
®
I/O Controller Hub 6 (ICH6) Family Datasheet
Attribute:
Size:
Attribute:
Size:
RO
16 bits
16 bits
RO

Related parts for NH82801FBM S L89K