MC68376BAMFT20 Freescale Semiconductor, MC68376BAMFT20 Datasheet - Page 12

• Manufacturer Part Number: MC68376BAMFT20
• Manufacturer: Freescale Semiconductor

Specifications of MC68376BAMFT20

• Cpu Family: 68K/M683xx
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 20MHz
• Interface Type: QSPI/SCI
• Program Memory Type: ROM
• Program Memory Size: 8KB
• Total Internal Ram Size: 7.5KB
• # I/os (max): 18
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• On-chip Adc: 16-chx10-bit
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 160
• Package Type: PQFP
• Lead Free Status / Rohs Status: Not Compliant

Paragraph
11.5.8
11.5.9
11.5.10
11.6
11.6.1
11.6.1.1
11.6.1.2
11.6.1.3
11.6.1.4
11.6.2
11.6.2.1
11.6.2.2
11.6.2.3
11.6.2.4
11.6.2.5
11.6.3
12.1
12.2
12.3
12.4
12.5
12.6
12.7
12.8
12.9
13.1
13.2
13.3
13.4
13.4.1
13.4.1.1
13.4.1.2
13.4.1.3
13.4.1.4
13.4.1.5
13.4.1.6
xii
MOTOROLA
Host Interface Registers ........................................................................ 11-13
General .................................................................................................... 12-1
TPURAM Register Block ......................................................................... 12-1
TPURAM Array Address Mapping ........................................................... 12-1
TPURAM Privilege Level ......................................................................... 12-2
Normal Operation .................................................................................... 12-2
Standby Operation .................................................................................. 12-2
Low-Power Stop Operation ..................................................................... 12-3
Reset ....................................................................................................... 12-3
TPU Microcode Emulation ....................................................................... 12-3
General .................................................................................................... 13-1
External Pins ........................................................................................... 13-2
Programmer’s Model ............................................................................... 13-2
TouCAN Architecture .............................................................................. 13-3
SECTION 13 CAN 2.0B CONTROLLER MODULE (TouCAN)
Brushless Motor Commutation (COMM) ....................................... 11-12
Frequency Measurement (FQM) ................................................... 11-13
Hall Effect Decode (HALLD) .......................................................... 11-13
System Configuration Registers .................................................... 11-13
Channel Control Registers ............................................................ 11-15
Development Support and Test Registers .................................... 11-17
TX/RX Message Buffer Structure .................................................... 13-3
SECTION 12 STANDBY RAM WITH TPU EMULATION
Prescaler Control for TCR1 ................................................... 11-13
Prescaler Control for TCR2 ................................................... 11-14
Emulation Control .................................................................. 11-15
Low-Power Stop Control ....................................................... 11-15
Channel Interrupt Enable and Status Registers .................... 11-15
Channel Function Select Registers ....................................... 11-16
Host Sequence Registers ..................................................... 11-16
Host Service Registers .......................................................... 11-17
Channel Priority Registers .................................................... 11-17
Common Fields for Extended and Standard Format Frames . 13-4
Fields for Extended Format Frames ........................................ 13-5
Fields for Standard Format Frames ........................................ 13-5
Serial Message Buffers ........................................................... 13-6
Message Buffer Activation/Deactivation Mechanism .............. 13-6
Message Buffer Lock/Release/Busy Mechanism .................... 13-6
TABLE OF CONTENTS
(Continued)
Title
USER’S MANUAL
MC68336/376
Page