MC68376BAMFT20 Freescale Semiconductor, MC68376BAMFT20 Datasheet - Page 239

• Manufacturer Part Number: MC68376BAMFT20
• Manufacturer: Freescale Semiconductor

Specifications of MC68376BAMFT20

• Cpu Family: 68K/M683xx
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 20MHz
• Interface Type: QSPI/SCI
• Program Memory Type: ROM
• Program Memory Size: 8KB
• Total Internal Ram Size: 7.5KB
• # I/os (max): 18
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• On-chip Adc: 16-chx10-bit
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 160
• Package Type: PQFP
• Lead Free Status / Rohs Status: Not Compliant

11.3.6 Emulation Support
11.3.7 TPU Interrupts
MC68336/376
USER’S MANUAL
effect at the same time. Parameter RAM hardware supports coherent access of two
adjacent 16-bit parameters. The host CPU must use a long-word operation to guaran-
tee coherency.
Although factory-programmed time functions can perform a wide variety of control
tasks, they may not be ideal for all applications. The TPU provides emulation capability
that allows the user to develop new time functions. Emulation mode is entered by set-
ting the EMU bit in TPUMCR. In emulation mode, an auxiliary bus connection is made
between TPURAM and the TPU, and access to TPURAM via the intermodule bus is
disabled. A 9-bit address bus, a 32-bit data bus, and control lines transfer information
between the modules. To ensure exact emulation, RAM module access timing re-
mains consistent with access timing of the TPU microcode ROM control store.
To support changing TPU application requirements, Motorola has established a TPU
function library. The function library is a collection of TPU functions written for easy
assembly in combination with each other or with custom functions. Refer to Motorola
Programming Note TPUPN00/D, Using the TPU Function Library and TPU Emulation
Mode for information about developing custom functions and accessing the TPU func-
tion library. Refer to the TPU Reference Manual (TPURM/AD) and the Motorola TPU
Literature Package (TPULITPAK/D) for more information about specific functions.
Each of the TPU channels can generate an interrupt service request. Interrupts for
each channel must be enabled by writing to the appropriate control bit in the channel
interrupt enable register (CIER). The channel interrupt status register (CISR) contains
one interrupt status flag per channel. Time functions set the flags. Setting a flag bit
causes the TPU to make an interrupt service request if the corresponding channel in-
terrupt enable bit is set and the interrupt request level is non-zero.
The value of the channel interrupt request level (CIRL) field in the TPU interrupt
configuration register (TICR) determines the priority of all TPU interrupt service re-
quests. CIRL values correspond to MCU interrupt request signals IRQ[7:1]. IRQ7 is
the highest-priority request signal; IRQ1 has the lowest priority. Assigning a value of
%111 to CIRL causes IRQ7 to be asserted when a TPU interrupt request is made;
lower field values cause corresponding lower-priority interrupt request signals to be
asserted. Assigning CIRL a value of %000 disables all interrupts.
The CPU32 recognizes only interrupt requests of a priority greater than the value
contained in the interrupt priority (IP) mask in the status register. When the CPU32
acknowledges an interrupt request, the priority of the acknowledged interrupt is written
to the IP mask and is driven out onto the IMB address lines.
When the IP mask value driven out on the address lines is the same as the CIRL value,
the TPU contends for arbitration priority. The IARB field in TPUMCR contains the TPU
arbitration number. Each module that can make an interrupt service request must be
assigned a unique non-zero IARB value in order to implement an arbitration scheme.
TIME PROCESSOR UNIT
MOTOROLA
11-5